


Tanner Consulting & Engineering Services
Presenting

MAMIS035DL Digital Low Power Standard Cell Library For Mosis AMI 0.5 μ Sub-micron Process

Revision A



mAMIs 0.5 μ

TANNER CES GENERAL TERMS & CONDITIONS

Liability

All designs will be implemented under the Client's front-end specification. Our contracted engineering services are accomplished for the Client on a best effort basis. Quality assurance is achieved by arriving at a common understanding of the nature of the Project among the engineers and managers at the Client operation and at Tanner CES. Tanner Research is not liable for the functionality, quality, or performance of the Client's future Projects using components produced as part of the contracted work. Tanner Research is not liable if the Client chooses to use our recommended design or application methodologies. If prototype chips are delivered, the process vendors do not generally guarantee yield, quality, or performance of their products. Neither does Tanner Research extend any warranty to the contracted design and its fabricated results.

Non-Disclosure Agreement

Non-disclosure agreements (NDAs) serve the following purposes.

- Signed between the Client and Tanner Research, the NDA protects Client's original concept, status, and intentions in current and future product development and manufacturing.
- Signed between the Client and Tanner Research, the NDA protects Tanner Research' specific technologies, IC libraries, building blocks and methodologies that are developed prior to the Client Project, or developed specifically for the Client application.
- Specific non-disclosure or non-distribution conditions may be added to the Statement of Work for individual Client Projects. These conditions do not replace or supercede any previously signed NDA; rather they serve as additional constraints to the NDA.
- During or at the end of the Client Project, if we communicate with a process vendor or receive fabricated parts from a process vendor which will be forwarded to the Client, we assume that the Client is also a current customer of the vendor. We may request Client to provide a proof of its NDA with the vendor before any such communication or transaction.

Ownership of Work Results

The Client owns the delivered version and the fabricated version of the work results from a contracted Client Project. These results are subject to the following re-distribution conditions:

- The Client agrees to use the work results only in its own Projects or products, as developed by the Client and on the Client's own site.
- The Client will not distribute copies of the delivered data files and documents (such as design, libraries, process technology setups, design flows and methodologies, software utilities, etc.) to any third parties or to any other Client site, with the following two exceptions:

Exception 1: If applicable, results can be delivered to the Government Agency sponsoring the Client Project, if such delivery is negotiated as part of the Client Project. During contract negotiations, the Client shall inform Tanner Research about such a delivery and receive advance agreement from us for the contents to be disclosed.

Exception 2: If applicable, results can be incorporated into published academic research or presented for academic purposes. During contract negotiation, the Client shall inform Tanner Research about such a presentation and receive advanced agreement from us for the contents to be disclosed.

Any other exceptions shall be specified in a written document signed by both the Client and Tanner Research.

Tanner Research does not own the original design and application concepts from the Client. We agree not to disclose the Client's proprietary design and applications information. However, we shall distinguish the following items that remain the property of Tanner Research:

- The methodology used through the development of the Client Project, or that we planned for Client to apply the Project's results, are usually either common knowledge in the industry or specific methods invented by Tanner Research. Using or adopting these methodologies in the Client Project does not institute the Client's ownership to these methodologies.
- Client does not own Tanner Research's general-purpose building elements (such as cell libraries, building blocks, IO pad cells, etc.) that we utilize in a contracted Project. These building elements are Tanner Research's current design resources that are widely used internally and/or distributed as commercial products. Using these building elements does not institute the Client's ownership of them.


Protect Tanner Research's Engineering Resources


Through the entire Client Project cycle, starting from bid and proposal to the end of the Project, the Client will contact various engineering resources within Tanner Research. These resources may include Tanner Research's employees and its associates (subcontracting firms or individuals). The Client agrees not to recruit or hire any of these individuals or contract with any firms during the three years following Project completion.

Table of Contents

2x2 Input AND-OR Gate:	A022
2x2 Input AND-NOR Gate:	AOI22
1X-Drive Non-Inverting Buffer:	BUF1
4X-Drive Non-Inverting Buffer:	BUF4
Buffer Clock Left:	BUFCLKL
Buffer Clock Right:	BUFCLKR
4X-Drive Inverter:	BUFI4
Buffer Reset Left:	BUFRSTL
Buffer Reset Right:.....	BUFRSTR
Tri-State Inverter:	BUFZ
Bus Clock Left:	BUSCLKL
Bus Clock Right:.....	BUSCLKR
Bus Reset Left:	BUSRSTL
Bus Reset Right:.....	BUSRSTR
D Flip-Flop:	DFF_S
D Flip-Flop With Asynchronous Clear:	DFFC_S
D Flip-Flop With Preset:.....	DFFP_S
D Flip-Flop With Preset & Asynchronous Clear:	DFFPC_S
Inverter:	INV
Dual Inverter:.....	INV2
Tri-State Inverter:.....	INVZ
Latch:.....	LAT
Latch With Clear:	LATC
Latch With Preset:	LATP
Latch With Preset & Clear:.....	LATPC
2-Input Multiplexer:.....	MUX2
2-Input NAND Gate:	NAND2
2-Input NAND Gate With Complementary Output:	NAND2C
3-Input NAND Gate:	NAND3
3-Input NAND Gate With Complementary Output:	NAND3C

4-Input NAND Gate:	NAND4
4-Input NAND Gate With Complementary Output:	NAND4C
2-Input NOR Gate:	NOR2
2-Input NOR Gate With Complementary Output:	NOR2C
3-Input NOR Gate:	NOR3
3-Input NOR Gate With Complementary Output:	NOR3C
4-Input NOR Gate:	NOR4
4-Input NOR Gate With Complementary Output:	NOR4C
Schmitt Trigger Inverter:	SINV
2-Input Exclusive-NOR Gate:	XNOR2
2-Input Exclusive-OR Gate:	XOR2
Buffer Input Port:	PORTBUFI
Buffer Output Port:	PORTBUFO
Ground Port:	PORTGND
Input / Output Port:	PORTIO
Ring Corner Port:	PORTRC
VDD Port:	PORTVDD





Description: Non-Inverting Buffer

Library: Tanner mAMIs05DL	Primitive Set:	Tanner SCMOS.Cells Tanner.TIB.Samples
Schematic: S-Edit	File:	TannerLb\scmos\scmos.sdb
Mask layout: L-Edit	Module:	Buf1
	File:	TannerLb\scmos\scmos.tdb
	Cell:	Buf1
Mapping Macros: GateSim:	TannerLb\nettran\scmos\scms2sim.mac	
L-Edit/SPR:	TannerLb\nettran\scmos\scms2tpr.mac	

Logic Symbol	Truth Table	Capacitance										
	<table border="1"> <thead> <tr> <th>A</th> <th>Out</th> </tr> </thead> <tbody> <tr> <td>0</td> <td>0</td> </tr> <tr> <td>1</td> <td>1</td> </tr> </tbody> </table>	A	Out	0	0	1	1	<table border="1"> <thead> <tr> <th colspan="2">Ci(fF)</th> </tr> </thead> <tbody> <tr> <td>A</td> <td>6.953</td> </tr> </tbody> </table>	Ci(fF)		A	6.953
A	Out											
0	0											
1	1											
Ci(fF)												
A	6.953											

Height	Width	Area	Equivalent Gate	Drive
53 λ	25 λ	1325 λ ²	1	1X


Logic Equation
Out = A

Delay Characteristics:

$$T_{pd} = t_0 + \frac{dt}{dc} \times C_L$$


Tpd0 → 1.....31 + 537 × C[OUT]

Tpd1 → 0.....31 + 567 × C[OUT]



Description: 4X-Non-Inverting Buffer

Library: Tanner mAMIs05DL	Primitive Set: Tanner SCMOS.Cells
	Tanner.TIB.Samples
Schematic: S-Edit	File: TannerLb\scmos\scmos.sdb
	Module: BUF4
Mask layout: L-Edit	File: TannerLb\scmos\scmos.tdb
	Cell: BUF4
Mapping Macros: GateSim:	TannerLb\nettran\scmos\scms2sim.mac
L-Edit/SPR:	TannerLb\nettran\scmos\scms2tpr.mac

Logic Symbol	Truth Table	Capacitance										
	<table border="1"> <thead> <tr> <th>A</th> <th>Out</th> </tr> </thead> <tbody> <tr> <td>0</td> <td>0</td> </tr> <tr> <td>1</td> <td>1</td> </tr> </tbody> </table>	A	Out	0	0	1	1	<table border="1"> <thead> <tr> <th colspan="2">Ci(fF)</th> </tr> </thead> <tbody> <tr> <td>A</td> <td>6.953</td> </tr> </tbody> </table>	Ci(fF)		A	6.953
A	Out											
0	0											
1	1											
Ci(fF)												
A	6.953											

Height	Width	Area	Equivalent Gate	Drive
53 λ	50 λ	2650 λ ²	2.5	4X

Logic Equation


Out = A

Delay Characteristics:

$$T_{pd} = t_0 + \frac{dt}{dc} \times C_L$$


Tpd0 → 1.....49 + 156 × C[OUT]

Tpd1 → 0.....49 + 167 × C[OUT]



Description: Buffer Clock Left


Library: Tanner mAMIs05DL Primitive Set: Tanner SCMOS.Cells
 Schematic: S-Edit File: Tanner.TIB.Samples
 Mask layout: L-Edit Module: BUFCLKL
 Mapping Macros: GateSim: TannerLb\nettran\scmos\scms2sim.mac
 L-Edit/SPR: TannerLb\nettran\scmos\scms2tpr.mac

Logic Symbol	Truth Table	Capacitance						
	<table border="1"> <thead> <tr> <th>CLK</th> <th>OUT</th> </tr> </thead> <tbody> <tr> <td>0</td> <td>0</td> </tr> <tr> <td>1</td> <td>1</td> </tr> </tbody> </table>	CLK	OUT	0	0	1	1	N/A
CLK	OUT							
0	0							
1	1							

Height	Width	Area	Equivalent Gate	Drive
53 λ	25.5 λ	1351.5 λ ²	N/A	N/A


Logic Equation
Out = CLK

Delay Characteristics: N/A



Description: Buffer Clock Right

Library: Tanner mAMIs05DL	Primitive Set: Tanner SCMOS.Cells
	Tanner.TIB.Samples
Schematic: S-Edit	File: TannerLb\scmos\scmos.sdb
	Module: BUFCLKR
Mask layout: L-Edit	File: TannerLb\scmos\scmos.tdb
	Cell: BUFCLKR
Mapping Macros: GateSim:	TannerLb\nettran\scmos\scms2sim.mac
L-Edit/SPR:	TannerLb\nettran\scmos\scms2tpr.mac

Logic Symbol	Truth Table	Capacitance						
 <p>The logic symbol shows an input labeled 'CLK' connected to a buffer chain consisting of two inverters and two buffers. The output is labeled 'Out'.</p>	<table border="1"> <thead> <tr> <th>CLK</th> <th>OUT</th> </tr> </thead> <tbody> <tr> <td>0</td> <td>0</td> </tr> <tr> <td>1</td> <td>1</td> </tr> </tbody> </table>	CLK	OUT	0	0	1	1	N/A
CLK	OUT							
0	0							
1	1							


Height	Width	Area	Equivalent Gate	Drive
53 λ	25.5 λ	1351.5 λ^2	N/A	N/A

Logic Equation

Out = CLK


Delay Characteristics:

N/A



Description: 4X-Non-Inverting Buffer

Library: Tanner mAMIs05DL	Primitive Set: Tanner SCMOS.Cells
	Tanner.TIB.Samples
Schematic: S-Edit	File: TannerLb\scmos\scmos.sdb
	Module: BUFI4
Mask layout: L-Edit	File: TannerLb\scmos\scmos.tdb
	Cell: BUFI4
Mapping Macros: GateSim:	TannerLb\nettran\scmos\scms2sim.mac
L-Edit/SPR:	TannerLb\nettran\scmos\scms2tpr.mac

Logic Symbol	Truth Table	Capacitance										
	<table border="1"> <thead> <tr> <th>A</th> <th>Out</th> </tr> </thead> <tbody> <tr> <td>0</td> <td>1</td> </tr> <tr> <td>1</td> <td>0</td> </tr> </tbody> </table>	A	Out	0	1	1	0	<table border="1"> <thead> <tr> <th colspan="2">Ci(fF)</th> </tr> </thead> <tbody> <tr> <td>A</td> <td>27.811</td> </tr> </tbody> </table>	Ci(fF)		A	27.811
A	Out											
0	1											
1	0											
Ci(fF)												
A	27.811											

Height	Width	Area	Equivalent Gate	Drive
53 λ	41 λ	2173 λ ²	2	4X

Logic Equation

$$\text{Out} = \bar{\text{A}}$$


Delay Characteristics:

$$T_{pd} = t_0 + \frac{dt}{dc} \times C_L$$

$$T_{pd0} \rightarrow 1 \dots\dots\dots 14 + 138 \times C[\text{OUT}]$$

$$T_{pd1} \rightarrow 0 \dots\dots\dots 16 + 141 \times C[\text{OUT}]$$





Description: Buffer Reset Left


Library: Tanner mAMIs05DL Primitive Set: Tanner SCMOS.Cells
 Schematic: S-Edit File: Tanner.TIB.Samples
 Mask layout: L-Edit Module: BUFRSTL
 Mapping Macros: GateSim: TannerLb\nettran\scmos\scms2sim.mac
 L-Edit/SPR: TannerLb\nettran\scmos\scms2tpr.mac

Logic Symbol	Truth Table	Capacitance						
	<table border="1"> <thead> <tr> <th>RST</th> <th>OUT</th> </tr> </thead> <tbody> <tr> <td>0</td> <td>0</td> </tr> <tr> <td>1</td> <td>1</td> </tr> </tbody> </table>	RST	OUT	0	0	1	1	N/A
RST	OUT							
0	0							
1	1							

Height	Width	Area	Equivalent Gate	Drive
53 λ	25 λ	1325 λ ²	N/A	N/A


Logic Equation
Out = RST

Delay Characteristics: N/A



Description: Buffer Reset Right


Library: Tanner mAMIs05DL Primitive Set: Tanner SCMOS.Cells
 Schematic: S-Edit File: Tanner.TIB.Samples
 Mask layout: L-Edit Module: BUFRSTR
 Mapping Macros: GateSim: TannerLb\nettran\scmos\scms2sim.mac
 L-Edit/SPR: TannerLb\nettran\scmos\scms2tpr.mac

Logic Symbol	Truth Table	Capacitance						
 <p>BufRst_Right</p>	<table border="1"> <thead> <tr> <th>RST</th> <th>OUT</th> </tr> </thead> <tbody> <tr> <td>0</td> <td>0</td> </tr> <tr> <td>1</td> <td>1</td> </tr> </tbody> </table>	RST	OUT	0	0	1	1	N/A
RST	OUT							
0	0							
1	1							

Height	Width	Area	Equivalent Gate	Drive
53 λ	25 λ	1325 λ ²	N/A	N/A

Logic Equation
Out = RST

Delay Characteristics: N/A



Description: Tri-State Buffer

Library: Tanner mAMIs05DL Primitive Set: Tanner SCMOS.Cells
 Schematic: S-Edit File: Tanner.TIB.Samples
 Mask layout: L-Edit Module: BUFZ
 Mapping Macros: GateSim: TannerLb\nettran\scmos\scms2sim.mac
 L-Edit/SPR: TannerLb\nettran\scmos\scms2tpr.mac

Logic Symbol	Truth Table	Capacitance																		
	<table border="1"> <thead> <tr> <th>OEB</th> <th>A</th> <th>Out</th> </tr> </thead> <tbody> <tr> <td>1</td> <td>X</td> <td>Z</td> </tr> <tr> <td>0</td> <td>0</td> <td>0</td> </tr> <tr> <td>0</td> <td>1</td> <td>1</td> </tr> </tbody> </table>	OEB	A	Out	1	X	Z	0	0	0	0	1	1	<table border="1"> <thead> <tr> <th></th> <th>Ci(fF)</th> </tr> </thead> <tbody> <tr> <td>OEB</td> <td>13.905</td> </tr> <tr> <td>A</td> <td>6.953</td> </tr> </tbody> </table>		Ci(fF)	OEB	13.905	A	6.953
OEB	A	Out																		
1	X	Z																		
0	0	0																		
0	1	1																		
	Ci(fF)																			
OEB	13.905																			
A	6.953																			

Height	Width	Area	Equivalent Gate	Drive
53 λ	59 λ	3127 λ ²	2.5	1X


Logic Equation

Out = A

Delay Characteristics:

$$T_{pd} = t_0 + \frac{dt}{dc} \times C_L$$

Tr.....94 + 805 × C[OUT]
 Tf.....89 + 787 × C[OUT]
 Tzh.....36 + 87 × C[OUT]
 Tzl.....22 + 128 × C[OUT]
 Thz.....41 + 7 × C[OUT]
 Tlz.....12 + 125 × C[OUT]



Description: Bus Clock Left


Library: Tanner mAMIs05DL Primitive Set: Tanner SCMOS.Cells
Tanner.TIB.Samples
Schematic: S-Edit File: TannerLb\scmos\scmos.sdb
Module: BUSCLKL
Mask layout: L-Edit File: TannerLb\scmos\scmos.tdb
Cell: BUSCLKL
Mapping Macros: GateSim: TannerLb\nettran\scmos\scms2sim.mac
L-Edit/SPR: TannerLb\nettran\scmos\scms2tpr.mac

Logic Symbol	Truth Table	Capacitance
N/A	N/A	N/A

Height	Width	Area	Equivalent Gate	Drive
53 λ	24 λ	1272 λ^2	N/A	N/A

Logic Equation
N/A

Delay Characteristics: N/A



Description: Bus Clock Right

Library: Tanner mAMIs05DL Primitive Set: Tanner SCMOS.Cells
Tanner.TIB.Samples
Schematic: S-Edit File: TannerLb\scmos\scmos.sdb
Module: BUSCLKR
Mask layout: L-Edit File: TannerLb\scmos\scmos.tdb
Cell: BUSCLKR
Mapping Macros: GateSim: TannerLb\nettran\scmos\scms2sim.mac
L-Edit/SPR: TannerLb\nettran\scmos\scms2tpr.mac

Logic Symbol	Truth Table	Capacitance
N/A	N/A	N/A


Height	Width	Area	Equivalent Gate	Drive
53 λ	24 λ	1272 λ^2	N/A	N/A

Logic Equation

N/A

Delay Characteristics:

N/A



Description: Bus Reset Left

Library: Tanner mAMIs05DL	Primitive Set: Tanner SCMOS.Cells Tanner.TIB.Samples
Schematic: S-Edit	File: TannerLb\scmos\scmos.sdb
	Module: BUSRSTL
Mask layout: L-Edit	File: TannerLb\scmos\scmos.tdb
	Cell: BUSRSTL
Mapping Macros: GateSim:	TannerLb\nettran\scmos\scms2sim.mac
L-Edit/SPR:	TannerLb\nettran\scmos\scms2tpr.mac


Logic Symbol	Truth Table	Capacitance
N/A	N/A	N/A


Height	Width	Area	Equivalent Gate	Drive
53 λ	24 λ	1272 λ ²	N/A	N/A

Logic Equation
N/A

Delay Characteristics: N/A







Description: D Flip-Flop

Library: Tanner mAMIs05DL	Primitive Set: Tanner SCMOS.Cells Tanner.TIB.Samples
Schematic: S-Edit	File: TannerLb\scmos\scmos.sdb Module: DFF_s
Mask layout: L-Edit	File: TannerLb\scmos\scmos.tdb Cell: DFF_s
Mapping Macros: GateSim:	TannerLb\nettran\scmos\scms2sim.mac
L-Edit/SPR:	TannerLb\nettran\scmos\scms2tpr.mac

Logic Symbol	Truth Table	Capacitance																										
	<table border="1"> <thead> <tr> <th>Clk</th> <th>Data</th> <th>Q(t+1)</th> <th>QB(t+1)</th> </tr> </thead> <tbody> <tr> <td>1</td> <td>X</td> <td>Q(t)</td> <td>QB(t)</td> </tr> <tr> <td>0</td> <td>X</td> <td>Q(t)</td> <td>QB(t)</td> </tr> <tr> <td>↑</td> <td>0</td> <td>0</td> <td>1</td> </tr> <tr> <td>↑</td> <td>1</td> <td>1</td> <td>0</td> </tr> </tbody> </table>	Clk	Data	Q(t+1)	QB(t+1)	1	X	Q(t)	QB(t)	0	X	Q(t)	QB(t)	↑	0	0	1	↑	1	1	0	<table border="1"> <thead> <tr> <th></th> <th>Ci(ff)</th> </tr> </thead> <tbody> <tr> <td>Clk</td> <td>6.953</td> </tr> <tr> <td>Data</td> <td>6.953</td> </tr> </tbody> </table>		Ci(ff)	Clk	6.953	Data	6.953
Clk	Data	Q(t+1)	QB(t+1)																									
1	X	Q(t)	QB(t)																									
0	X	Q(t)	QB(t)																									
↑	0	0	1																									
↑	1	1	0																									
	Ci(ff)																											
Clk	6.953																											
Data	6.953																											


Height	Width	Area	Equivalent Gate	Drive
53 λ	154.5 λ	8188.5 λ ²	7	1X

Logic Equation
$I(t+1) = (\text{Data} \times \overline{\text{Clk}}) + (I(t) \times \overline{\text{Clk}})$ $Q(t+1) = (I(t) \times \overline{\text{Clk}}) + (Q(t) \times \overline{\text{Clk}})$ $QB(t+1) = Q(t+1)$

Delay Characteristics:


$$T_{pd} = t_0 + \frac{dt}{dc} \times C_L$$

$T_r Q \dots\dots\dots 179 + 545 \times C[Q]$
 $T_f Q \dots\dots\dots 152 + 579 \times C[Q]$
 $T_r QB \dots\dots\dots 122 + 555 \times C[QB]$
 $T_f QB \dots\dots\dots 150 + 595 \times C[QB]$



Description: D Flip-Flop with Asynchronous Clear

Library: Tanner mAMIs05DL Primitive Set: Tanner SCMos.Cells
 Schematic: S-Edit File: Tanner.TIB.Samples
 Mask layout: L-Edit Module: DFFC_s
 Mapping Macros: GateSim: TannerLb\nettran\scmos\scms2sim.mac
 L-Edit/SPR: TannerLb\nettran\scmos\scms2tpr.mac

Logic Symbol	Truth Table	Capacitance																																						
	<table border="1"> <thead> <tr> <th>Clk</th> <th>CIB</th> <th>Data</th> <th>Q(t+1)</th> <th>QB(t+1)</th> </tr> </thead> <tbody> <tr> <td>X</td> <td>0</td> <td>X</td> <td>0</td> <td>1</td> </tr> <tr> <td>1</td> <td>1</td> <td>X</td> <td>Q(t)</td> <td>QB(t)</td> </tr> <tr> <td>0</td> <td>1</td> <td>X</td> <td>Q(t)</td> <td>QB(t)</td> </tr> <tr> <td>↑</td> <td>1</td> <td>0</td> <td>0</td> <td>1</td> </tr> <tr> <td>↑</td> <td>1</td> <td>1</td> <td>1</td> <td>0</td> </tr> </tbody> </table>	Clk	CIB	Data	Q(t+1)	QB(t+1)	X	0	X	0	1	1	1	X	Q(t)	QB(t)	0	1	X	Q(t)	QB(t)	↑	1	0	0	1	↑	1	1	1	0	<table border="1"> <thead> <tr> <th></th> <th>Ci(ff)</th> </tr> </thead> <tbody> <tr> <td>Clk</td> <td>6.953</td> </tr> <tr> <td>CIB</td> <td>13.905</td> </tr> <tr> <td>Data</td> <td>6.953</td> </tr> </tbody> </table>		Ci(ff)	Clk	6.953	CIB	13.905	Data	6.953
Clk	CIB	Data	Q(t+1)	QB(t+1)																																				
X	0	X	0	1																																				
1	1	X	Q(t)	QB(t)																																				
0	1	X	Q(t)	QB(t)																																				
↑	1	0	0	1																																				
↑	1	1	1	0																																				
	Ci(ff)																																							
Clk	6.953																																							
CIB	13.905																																							
Data	6.953																																							


Height	Width	Area	Equivalent Gate	Drive
53 λ	197 λ	10441 λ ²	8.5	1X

Logic Equation
$I(t+1) = (\text{Data} \times \overline{\text{Clk}}) + (I(t) \times \overline{\text{Clk}}) \times \overline{\text{CIB}}$ $Q(t+1) = (I(t) \times \overline{\text{Clk}}) + (Q(t) \times \overline{\text{Clk}}) \times \overline{\text{CIB}}$ $QB(t+1) = Q(t+1)$

Delay Characteristics:

$$T_{pd} = t_0 + \frac{dt}{dc} \times C_L$$

- T_r Q..... 283 + 990 × C[Q]
- T_f Q..... 104 + 828 × C[Q]
- T_{rst} Q..... 87 + 920 × C[Q]
- T_r QB..... 115 + 630 × C[QB]
- T_f QB..... 168 + 611 × C[QB]
- T_{rst} QB..... 135 + 549 × C[QB]



Description: D Flip-Flop with Preset

Library: Tanner mAMIs05DL	Primitive Set:	Tanner SCMOS.Cells Tanner.TIB.Samples
Schematic: S-Edit	File:	TannerLb\scmos\scmos.sdb
Mask layout: L-Edit	Module:	DFFP_s
	File:	TannerLb\scmos\scmos.tdb
	Cell:	DFFP_s
Mapping Macros: GateSim:	TannerLb\nettran\scmos\scms2sim.mac	
L-Edit/SPR:	TannerLb\nettran\scmos\scms2tpr.mac	

Logic Symbol	Truth Table	Capacitance																																						
	<table border="1"> <thead> <tr> <th>Clk</th> <th>PrB</th> <th>Data</th> <th>Q(t+1)</th> <th>QB(t+1)</th> </tr> </thead> <tbody> <tr> <td>X</td> <td>0</td> <td>X</td> <td>1</td> <td>0</td> </tr> <tr> <td>1</td> <td>1</td> <td>X</td> <td>Q(t)</td> <td>QB(t)</td> </tr> <tr> <td>0</td> <td>1</td> <td>X</td> <td>Q(t)</td> <td>QB(t)</td> </tr> <tr> <td>↑</td> <td>1</td> <td>0</td> <td>0</td> <td>1</td> </tr> <tr> <td>↑</td> <td>1</td> <td>1</td> <td>1</td> <td>0</td> </tr> </tbody> </table>	Clk	PrB	Data	Q(t+1)	QB(t+1)	X	0	X	1	0	1	1	X	Q(t)	QB(t)	0	1	X	Q(t)	QB(t)	↑	1	0	0	1	↑	1	1	1	0	<table border="1"> <thead> <tr> <th></th> <th>Ci(fF)</th> </tr> </thead> <tbody> <tr> <td>Clk</td> <td>6.953</td> </tr> <tr> <td>PrB</td> <td>13.905</td> </tr> <tr> <td>Data</td> <td>6.953</td> </tr> </tbody> </table>		Ci(fF)	Clk	6.953	PrB	13.905	Data	6.953
Clk	PrB	Data	Q(t+1)	QB(t+1)																																				
X	0	X	1	0																																				
1	1	X	Q(t)	QB(t)																																				
0	1	X	Q(t)	QB(t)																																				
↑	1	0	0	1																																				
↑	1	1	1	0																																				
	Ci(fF)																																							
Clk	6.953																																							
PrB	13.905																																							
Data	6.953																																							


Height	Width	Area	Equivalent Gate	Drive
53 λ	175.5 λ	9301.5 λ ²	8	1X

Logic Equation
$I(t+1) = (Data \times \overline{Clk}) + (I(t) \times Clk) \times \overline{PrB}$ $Q(t+1) = (I(t) \times Clk) + (Q(t) \times \overline{Clk}) \times \overline{PrB}$ $QB(t+1) = Q(t+1)$

Delay Characteristics:


$$T_{pd} = t_0 + \frac{dt}{dc} \times C_L$$

T_rQ.....219 + 571 × C[Q]
 T_fQ.....208 + 624 × C[Q]
 T_{set}Q.....103 + 732 × C[Q]
 T_rQB.....166 + 675 × C[QB]
 T_fQB.....179 + 631 × C[QB]
 T_{set}QB.....41 + 610 × C[QB]



Description: D Flip-Flop with Preset and Asynchronous Clear

Library: Tanner mAMIs05DL	Primitive Set:	Tanner SCMOS.Cells Tanner.TIB.Samples
Schematic: S-Edit	File:	TannerLb\scmos\scmos.sdb
Mask layout: L-Edit	Module:	DFFPC_s
	File:	TannerLb\scmos\scmos.tdb
	Cell:	DFFPC_s
Mapping Macros: GateSim:	TannerLb\nettran\scmos\scms2sim.mac	
L-Edit/SPR:	TannerLb\nettran\scmos\scms2tpr.mac	

Logic Symbol	Truth Table						Capacitance		
	Clk	PrB	CIB	Data	Q(t+1)	QB(t+1)		Ci(fF)	
	X	0	1	X	1	0			
	X	1	0	X	0	1			
	X	0	0	X	1	1			
	X	↑	↑	X	?	?			
	1	1	1	X	Q(t)	QB(t)			
	0	1	1	X	Q(t)	QB(t)			
	↑	1	1	0	0	1			
	↑	1	1	1	1	0			


Height	Width	Area	Equivalent Gate	Drive
53 λ	217 λ	11501 λ ²	9.5	1X

Logic Equation
$I(t+1) = (\text{Data} \times \overline{\text{Clk}}) + (I(t) \times \overline{\text{Clk}}) \times \overline{\text{CIB}} \times \overline{\text{PrB}}$ $Q(t+1) = (I(t) \times \overline{\text{Clk}}) + (Q(t) \times \overline{\text{Clk}}) \times \overline{\text{CIB}} \times \overline{\text{PrB}}$ $QB(t+1) = Q(t+1)$

Delay Characteristics:

$$T_{pd} = t_0 + \frac{dt}{dc} \times C_L$$

- T_r Q..... 323 + 843 × C[Q]
- T_f Q..... 233 + 713 × C[Q]
- T_{set} Q..... 159 + 847 × C[Q]
- T_{rst} Q..... 83 + 843 × C[Q]
- T_r QB..... 160 + 655 × C[QB]
- T_f QB..... 208 + 622 × C[QB]
- T_{set} QB..... 39 + 594 × C[QB]
- T_{rst} QB..... 168 + 653 × C[QB]



Description: Inverter

Library: Tanner mAMIs05DL	Primitive Set: Tanner SCMOS.Cells Tanner.TIB.Samples
Schematic: S-Edit	File: TannerLb\scmos\scmos.sdb Module: INV
Mask layout: L-Edit	File: TannerLb\scmos\scmos.tdb Cell: INV
Mapping Macros: GateSim:	TannerLb\nettran\scmos\scms2sim.mac
L-Edit/SPR:	TannerLb\nettran\scmos\scms2tpr.mac

Logic Symbol	Truth Table	Capacitance										
	<table border="1"> <thead> <tr> <th>A</th> <th>Out</th> </tr> </thead> <tbody> <tr> <td>0</td> <td>1</td> </tr> <tr> <td>1</td> <td>0</td> </tr> </tbody> </table>	A	Out	0	1	1	0	<table border="1"> <thead> <tr> <th></th> <th>Ci(ff)</th> </tr> </thead> <tbody> <tr> <td>A</td> <td>6.953</td> </tr> </tbody> </table>		Ci(ff)	A	6.953
A	Out											
0	1											
1	0											
	Ci(ff)											
A	6.953											

Height	Width	Area	Equivalent Gate	Drive
53 λ	18 λ	954 λ ²	0.5	1X

Logic Equation


Out = \overline{A}

Delay Characteristics:

$$T_{pd} = t_0 + \frac{dt}{dc} \times C_L$$

Tpd0 → 1.....12 + 529 × C[OUT]

Tpd1 → 0.....12 + 549 × C[OUT]



Description: Dual Inverter

Library: Tanner mAMIs05DL	Primitive Set:	Tanner SCMOS.Cells Tanner.TIB.Samples
Schematic: S-Edit	File:	TannerLb\scmos\scmos.sdb
Mask layout: L-Edit	Module:	INV2
Mapping Macros: GateSim:	File:	TannerLb\scmos\scmos.tdb
L-Edit/SPR:	Cell:	INV2
	TannerLb\nettran\scmos\scms2sim.mac	
	TannerLb\nettran\scmos\scms2tpr.mac	

Logic Symbol	Truth Table	Capacitance																										
	<table border="1"> <thead> <tr> <th>A</th> <th>B</th> <th>Out1</th> <th>Out2</th> </tr> </thead> <tbody> <tr><td>0</td><td>0</td><td>1</td><td>1</td></tr> <tr><td>0</td><td>1</td><td>1</td><td>0</td></tr> <tr><td>1</td><td>0</td><td>0</td><td>1</td></tr> <tr><td>1</td><td>1</td><td>0</td><td>0</td></tr> </tbody> </table>	A	B	Out1	Out2	0	0	1	1	0	1	1	0	1	0	0	1	1	1	0	0	<table border="1"> <thead> <tr> <th></th> <th>Ci(fF)</th> </tr> </thead> <tbody> <tr><td>A</td><td>6.953</td></tr> <tr><td>B</td><td>6.953</td></tr> </tbody> </table>		Ci(fF)	A	6.953	B	6.953
A	B	Out1	Out2																									
0	0	1	1																									
0	1	1	0																									
1	0	0	1																									
1	1	0	0																									
	Ci(fF)																											
A	6.953																											
B	6.953																											


Height	Width	Area	Equivalent Gate	Drive
53 λ	33 λ	1749 λ ²	1	1X

Logic Equation
Out1 = \overline{A} Out2 = \overline{B}

Delay Characteristics:


$$T_{pd} = t_0 + \frac{dt}{dc} \times C_L$$

Tpd0 → 1.....11 + 529 × C[OUT1]
 Tpd1 → 0.....12 + 539 × C[OUT1]
 Tpd0 → 1.....14 + 538 × C[OUT2]
 Tpd1 → 0.....14 + 500 × C[OUT2]



Description: Tri-State Inverter

Library: Tanner mAMIs05DL Primitive Set: Tanner SCMOS.Cells
 Tanner.TIB.Samples
 Schematic: S-Edit File: TannerLb\scmos\scmos.sdb
 Module: INVZ
 Mask layout: L-Edit File: TannerLb\scmos\scmos.tdb
 Cell: INVZ
 Mapping Macros: GateSim: TannerLb\nettran\scmos\scms2sim.mac
 L-Edit/SPR: TannerLb\nettran\scmos\scms2tpr.mac

Logic Symbol	Truth Table	Capacitance																		
	<table border="1"> <thead> <tr> <th>OEB</th> <th>A</th> <th>Out</th> </tr> </thead> <tbody> <tr> <td>1</td> <td>X</td> <td>Z</td> </tr> <tr> <td>0</td> <td>0</td> <td>1</td> </tr> <tr> <td>0</td> <td>1</td> <td>0</td> </tr> </tbody> </table>	OEB	A	Out	1	X	Z	0	0	1	0	1	0	<table border="1"> <thead> <tr> <th colspan="2">Ci(fF)</th> </tr> </thead> <tbody> <tr> <td>OEB</td> <td>13.905</td> </tr> <tr> <td>A</td> <td>13.905</td> </tr> </tbody> </table>	Ci(fF)		OEB	13.905	A	13.905
OEB	A	Out																		
1	X	Z																		
0	0	1																		
0	1	0																		
Ci(fF)																				
OEB	13.905																			
A	13.905																			

Height	Width	Area	Equivalent Gate	Drive
53 λ	43 λ	2279 λ^2	2.5	1X


Logic Equation

$$\text{Out} = \overline{\text{A}}$$

Delay Characteristics:

$$T_{pd} = t_0 + \frac{dt}{dc} \times C_L$$

Tr.....25 + 534 \times C[OUT]
 Tf.....27 + 521 \times C[OUT]
 Tzh.....1
 Tzl.....16 + 36 \times C[OUT]
 Thz.....1
 Tlz.....17



Description: Latch

Library: Tanner mAMIs05DL Primitive Set: Tanner SCMOS.Cells
 Schematic: S-Edit File: Tanner.TIB.Samples
 Mask layout: L-Edit Module: LAT
 Mapping Macros: GateSim: TannerLb\nettran\scmos\scms2sim.mac
 L-Edit/SPR: TannerLb\nettran\scmos\scms2tpr.mac

Logic Symbol	Truth Table	Capacitance																						
	<table border="1"> <thead> <tr> <th>GB</th> <th>Data</th> <th>Q(t+1)</th> <th>QB(t+1)</th> </tr> </thead> <tbody> <tr> <td>0</td> <td>0</td> <td>0</td> <td>1</td> </tr> <tr> <td>0</td> <td>1</td> <td>1</td> <td>0</td> </tr> <tr> <td>1</td> <td>X</td> <td>Q(t)</td> <td>QB(t)</td> </tr> </tbody> </table>	GB	Data	Q(t+1)	QB(t+1)	0	0	0	1	0	1	1	0	1	X	Q(t)	QB(t)	<table border="1"> <thead> <tr> <th></th> <th>Ci(ff)</th> </tr> </thead> <tbody> <tr> <td>GB</td> <td>6.953</td> </tr> <tr> <td>Data</td> <td>6.953</td> </tr> </tbody> </table>		Ci(ff)	GB	6.953	Data	6.953
GB	Data	Q(t+1)	QB(t+1)																					
0	0	0	1																					
0	1	1	0																					
1	X	Q(t)	QB(t)																					
	Ci(ff)																							
GB	6.953																							
Data	6.953																							


Height	Width	Area	Equivalent Gate	Drive
53 λ	79 λ	4187 λ ²	3.5	1X

Logic Equation
$Q(t + 1) = (Data \times \overline{GB}) + (Q(t) \times GB)$ $QB(t + 1) = \overline{Q(t + 1)}$

Delay Characteristics:

$$T_{pd} = t_0 + \frac{dt}{dc} \times C_L$$

- T_r DQ.....86 + 652 × C[Q]
- T_f DQ.....85 + 697 × C[Q]
- T_r GQ.....118 + 699 × C[Q]
- T_f GQ.....105 + 650 × C[Q]
- T_r DQB.....110 + 1531 × C[QB]
- T_f DQB.....114 + 1512 × C[QB]
- T_r GQB.....143 + 1532 × C[QB]
- T_f GQB.....132 + 1512 × C[QB]



Description: Latch with Clear

Library: Tanner mAMIs05DL	Primitive Set: Tanner SCMOS.Cells
	Tanner.TIB.Samples
Schematic: S-Edit	File: TannerLb\scmos\scmos.sdb
	Module: LATC
Mask layout: L-Edit	File: TannerLb\scmos\scmos.tdb
	Cell: LATC
Mapping Macros: GateSim:	TannerLb\nettran\scmos\scms2sim.mac
L-Edit/SPR:	TannerLb\nettran\scmos\scms2tpr.mac

Logic Symbol	Truth Table	Capacitance																																	
	<table border="1"> <thead> <tr> <th>GB</th> <th>CIB</th> <th>Data</th> <th>Q(t+1)</th> <th>QB(t+1)</th> </tr> </thead> <tbody> <tr> <td>X</td> <td>0</td> <td>X</td> <td>0</td> <td>1</td> </tr> <tr> <td>0</td> <td>1</td> <td>0</td> <td>0</td> <td>1</td> </tr> <tr> <td>0</td> <td>1</td> <td>1</td> <td>1</td> <td>0</td> </tr> <tr> <td>1</td> <td>1</td> <td>X</td> <td>Q(t)</td> <td>QB(t)</td> </tr> </tbody> </table>	GB	CIB	Data	Q(t+1)	QB(t+1)	X	0	X	0	1	0	1	0	0	1	0	1	1	1	0	1	1	X	Q(t)	QB(t)	<table border="1"> <thead> <tr> <th></th> <th>Ci(fF)</th> </tr> </thead> <tbody> <tr> <td>GB</td> <td>6.953</td> </tr> <tr> <td>CIB</td> <td>6.953</td> </tr> <tr> <td>Data</td> <td>6.953</td> </tr> </tbody> </table>		Ci(fF)	GB	6.953	CIB	6.953	Data	6.953
GB	CIB	Data	Q(t+1)	QB(t+1)																															
X	0	X	0	1																															
0	1	0	0	1																															
0	1	1	1	0																															
1	1	X	Q(t)	QB(t)																															
	Ci(fF)																																		
GB	6.953																																		
CIB	6.953																																		
Data	6.953																																		

Height	Width	Area	Equivalent Gate	Drive
53 λ	96 λ	5088 λ ²	4.5	1X

Logic Equation

$$Q(t+1) = (\text{Data} \times \overline{\text{GB}}) + (Q(t) \times \text{GB}) \times \text{CIB}$$


$$QB(t+1) = \overline{Q(t+1)}$$

Delay Characteristics:

- T_r DQ.....150 + 2053 × C[Q]
- T_f DQ.....149 + 1493 × C[Q]
- T_r GQ.....144 + 1489 × C[Q]
- T_f GQ.....162 + 2053 × C[Q]
- T_{rst} Q.....40 + 1419 × C[Q]
- T_r DQB.....120 + 628 × C[QB]
- T_f DQB.....121 + 1027 × C[QB]
- T_r GQB.....115 + 626 × C[QB]
- T_f GQB.....132 + 1029 × C[QB]
- T_{rst} QB.....15 + 531 × C[QB]

$$T_{pd} = t_0 + \frac{dt}{dc} \times C_L$$





Description: Latch with Preset

Library: Tanner mAMIs05DL Primitive Set: Tanner SCMOS.Cells
 Schematic: S-Edit File: TannerLb\scmos\scmos.sdb
 Mask layout: L-Edit Module: LATP
 Mapping Macros: GateSim: TannerLb\nettran\scmos\scms2sim.mac
 L-Edit/SPR: TannerLb\nettran\scmos\scms2tpr.mac

Logic Symbol	Truth Table	Capacitance																																	
	<table border="1"> <thead> <tr> <th>GB</th> <th>PrB</th> <th>Data</th> <th>Q(t+1)</th> <th>QB(t+1)</th> </tr> </thead> <tbody> <tr> <td>X</td> <td>0</td> <td>X</td> <td>1</td> <td>0</td> </tr> <tr> <td>0</td> <td>1</td> <td>0</td> <td>0</td> <td>1</td> </tr> <tr> <td>0</td> <td>1</td> <td>1</td> <td>1</td> <td>0</td> </tr> <tr> <td>1</td> <td>1</td> <td>X</td> <td>Q(t)</td> <td>QB(t)</td> </tr> </tbody> </table>	GB	PrB	Data	Q(t+1)	QB(t+1)	X	0	X	1	0	0	1	0	0	1	0	1	1	1	0	1	1	X	Q(t)	QB(t)	<table border="1"> <thead> <tr> <th></th> <th>Ci(ff)</th> </tr> </thead> <tbody> <tr> <td>GB</td> <td>6.953</td> </tr> <tr> <td>PrB</td> <td>6.953</td> </tr> <tr> <td>Data</td> <td>6.953</td> </tr> </tbody> </table>		Ci(ff)	GB	6.953	PrB	6.953	Data	6.953
GB	PrB	Data	Q(t+1)	QB(t+1)																															
X	0	X	1	0																															
0	1	0	0	1																															
0	1	1	1	0																															
1	1	X	Q(t)	QB(t)																															
	Ci(ff)																																		
GB	6.953																																		
PrB	6.953																																		
Data	6.953																																		

Height	Width	Area	Equivalent Gate	Drive
53 λ	87 λ	4611 λ ²	4	1X

Logic Equation

$$Q(t+1) = (Data \times GB) + ((Q(t) \times GB) + PrB)$$


$$QB(t+1) = \overline{Q(t+1)}$$

Delay Characteristics:

- T_r DQ.....97 + 624 × C[Q]
- T_f DQ.....102 + 1029 × C[Q]
- T_r GQ.....135 + 1038 × C[Q]
- T_f GQ.....116 + 623 × C[Q]
- T_{set} Q.....16 + 523 × C[Q]
- T_r DQB.....132 + 2053 × C[QB]
- T_f DQB.....126 + 1489 × C[QB]
- T_r GQB.....166 + 2053 × C[QB]
- T_f GQB.....145 + 1487 × C[QB]
- T_{set} QB.....42 + 1417 × C[QB]

$$T_{pd} = t_0 + \frac{dt}{dc} \times C_L$$

	MOSIS AMI 0.5μ – mAMIs05DL	Rev. A	Page
	Scalable Digital Standard Cell Library	LATP	1 of 4



Description: Latch with Preset and Clear

Library: Tanner mAMIs05DL Primitive Set: Tanner SCMOS.Cells
 Schematic: S-Edit File: Tanner.TIB.Samples
 Mask layout: L-Edit Module: LATPC
 Mapping Macros: GateSim: TannerLb\nettran\scmos\scms2sim.mac
 L-Edit/SPR: TannerLb\nettran\scmos\scms2tpr.mac

Logic Symbol	Truth Table	Capacitance																																																				
	<table border="1"> <thead> <tr> <th>GB</th> <th>PrB</th> <th>CIB</th> <th>Data</th> <th>Q(t+1)</th> <th>QB(t+1)</th> </tr> </thead> <tbody> <tr> <td>X</td> <td>0</td> <td>X</td> <td>1</td> <td>1</td> <td>0</td> </tr> <tr> <td>X</td> <td>1</td> <td>0</td> <td>X</td> <td>0</td> <td>1</td> </tr> <tr> <td>1</td> <td>↑</td> <td>↑</td> <td>X</td> <td>?</td> <td>?</td> </tr> <tr> <td>0</td> <td>1</td> <td>1</td> <td>0</td> <td>0</td> <td>1</td> </tr> <tr> <td>0</td> <td>1</td> <td>1</td> <td>1</td> <td>1</td> <td>0</td> </tr> <tr> <td>1</td> <td>1</td> <td>1</td> <td>X</td> <td>Q(t)</td> <td>QB(t)</td> </tr> </tbody> </table>	GB	PrB	CIB	Data	Q(t+1)	QB(t+1)	X	0	X	1	1	0	X	1	0	X	0	1	1	↑	↑	X	?	?	0	1	1	0	0	1	0	1	1	1	1	0	1	1	1	X	Q(t)	QB(t)	<table border="1"> <thead> <tr> <th></th> <th>Ci(fF)</th> </tr> </thead> <tbody> <tr> <td>GB</td> <td>6.953</td> </tr> <tr> <td>PrB</td> <td>6.953</td> </tr> <tr> <td>CIB</td> <td>6.953</td> </tr> <tr> <td>Data</td> <td>6.953</td> </tr> </tbody> </table> <p>? Indeterminate value</p>		Ci(fF)	GB	6.953	PrB	6.953	CIB	6.953	Data	6.953
GB	PrB	CIB	Data	Q(t+1)	QB(t+1)																																																	
X	0	X	1	1	0																																																	
X	1	0	X	0	1																																																	
1	↑	↑	X	?	?																																																	
0	1	1	0	0	1																																																	
0	1	1	1	1	0																																																	
1	1	1	X	Q(t)	QB(t)																																																	
	Ci(fF)																																																					
GB	6.953																																																					
PrB	6.953																																																					
CIB	6.953																																																					
Data	6.953																																																					

Height	Width	Area	Equivalent Gate	Drive
53 λ	116 λ	6148 λ ²	5	1X

Logic Equation

$$Q(t+1) = ((Data \times GB) + (Q(t) \times GB) \times CIB) \times PrB$$


$$QB(t+1) = Q(t+1)$$

Delay Characteristics:

$$T_{pd} = t_0 + \frac{dt}{dc} \times C_L$$


T_r DQ.....109 + 1087 × C[Q]	T_r DQB.....140 + 2086 × C[QB]
T_f DQ.....108 + 1050 × C[Q]	T_f DQB.....144 + 2159 × C[QB]
T_r GQ.....139 + 1050 × C[Q]	T_r GQB.....171 + 2086 × C[QB]
T_f GQ.....125 + 1084 × C[Q]	T_f GQB.....159 + 2157 × C[QB]
T_{set} Q.....23 + 565 × C[Q]	T_{set} QB.....54 + 1442 × C[QB]
T_{rst} Q.....763 + 1018 × C[Q]	T_{rst} QB.....97 + 2061 × C[QB]





Description: 2-Input Multiplexer

Library: Tanner mAMIs05DL Primitive Set: Tanner SCMOS.Cells
 Schematic: S-Edit File: Tanner.TIB.Samples
 Mask layout: L-Edit Module: TannerLb\scmos\scmos.sdb
 Mapping Macros: GateSim: TannerLb\nettran\scmos\scms2sim.mac
 L-Edit/SPR: TannerLb\nettran\scmos\scms2tpr.mac

Logic Symbol	Truth Table	Capacitance														
	<table border="1"> <thead> <tr> <th>Sel</th> <th>Out</th> </tr> </thead> <tbody> <tr> <td>0</td> <td>B</td> </tr> <tr> <td>1</td> <td>A</td> </tr> </tbody> </table>	Sel	Out	0	B	1	A	<table border="1"> <thead> <tr> <th></th> <th>Ci(fF)</th> </tr> </thead> <tbody> <tr> <td>A</td> <td>6.953</td> </tr> <tr> <td>B</td> <td>6.953</td> </tr> <tr> <td>Sel</td> <td>13.905</td> </tr> </tbody> </table>		Ci(fF)	A	6.953	B	6.953	Sel	13.905
Sel	Out															
0	B															
1	A															
	Ci(fF)															
A	6.953															
B	6.953															
Sel	13.905															

Height	Width	Area	Equivalent Gate	Drive
53 λ	61 λ	3233 λ^2	3	1X


Logic Equation

$$\text{Out} = (A \times \text{Sel}) + (\overline{B} \times \overline{\text{Sel}})$$

Delay Characteristics:


$$T_{pd} = t_0 + \frac{dt}{dc} \times C_L$$

Tpd0 \rightarrow 1 A.....84 + 700 \times C[OUT]
 Tpd1 \rightarrow 0 A.....72 + 821 \times C[OUT]
 Tpd0 \rightarrow 1 B.....91 + 710 \times C[OUT]
 Tpd1 \rightarrow 0 B.....76 + 857 \times C[OUT]
 Tpd0 \rightarrow 1 Sel.....92 + 702 \times C[OUT]
 Tpd1 \rightarrow 0 Sel.....95 + 757 \times C[OUT]



Description: 2-Input NAND Gate

Library: Tanner mAMIs05DL	Primitive Set:	Tanner SCMOS.Cells Tanner.TIB.Samples
Schematic: S-Edit	File:	TannerLb\scmos\scmos.sdb
	Module:	NAND2
Mask layout: L-Edit	File:	TannerLb\scmos\scmos.tdb
	Cell:	NAND2
Mapping Macros: GateSim:	TannerLb\nettran\scmos\scms2sim.mac	
L-Edit/SPR:	TannerLb\nettran\scmos\scms2tpr.mac	

Logic Symbol	Truth Table	Capacitance																		
	<table border="1"> <thead> <tr> <th>A</th> <th>B</th> <th>Out</th> </tr> </thead> <tbody> <tr> <td>0</td> <td>X</td> <td>1</td> </tr> <tr> <td>X</td> <td>0</td> <td>1</td> </tr> <tr> <td>1</td> <td>1</td> <td>0</td> </tr> </tbody> </table>	A	B	Out	0	X	1	X	0	1	1	1	0	<table border="1"> <thead> <tr> <th></th> <th>Cl(F)</th> </tr> </thead> <tbody> <tr> <td>A</td> <td>6.953</td> </tr> <tr> <td>B</td> <td>6.953</td> </tr> </tbody> </table>		Cl(F)	A	6.953	B	6.953
A	B	Out																		
0	X	1																		
X	0	1																		
1	1	0																		
	Cl(F)																			
A	6.953																			
B	6.953																			

Height	Width	Area	Equivalent Gate	Drive
53 λ	26 λ	1378 λ ²	1	1X

Logic Equation


$$\text{Out} = \overline{A \times B}$$

Delay Characteristics:

$$T_{pd} = t_0 + \frac{dt}{dc} \times C_L$$


Tpd0 → 1.....18 + 545 × C[OUT]

Tpd1 → 0.....19 + 1159 × C[OUT]



Description: 2-Input NAND Gate with Complementary Output

Library: Tanner mAMIs05DL	Primitive Set:	Tanner SCMOS.Cells
		Tanner.TIB.Samples
Schematic: S-Edit	File:	TannerLb\scmos\scmos.sdb
	Module:	NAND2C
Mask layout: L-Edit	File:	TannerLb\scmos\scmos.tdb
	Cell:	NAND2C
Mapping Macros: GateSim:	TannerLb\nettran\scmos\scms2sim.mac	
L-Edit/SPR:	TannerLb\nettran\scmos\scms2tpr.mac	

Logic Symbol	Truth Table	Capacitance																						
	<table border="1"> <thead> <tr> <th>A</th> <th>B</th> <th>Out1</th> <th>Out2</th> </tr> </thead> <tbody> <tr> <td>0</td> <td>X</td> <td>1</td> <td>0</td> </tr> <tr> <td>X</td> <td>0</td> <td>1</td> <td>0</td> </tr> <tr> <td>1</td> <td>1</td> <td>0</td> <td>1</td> </tr> </tbody> </table>	A	B	Out1	Out2	0	X	1	0	X	0	1	0	1	1	0	1	<table border="1"> <thead> <tr> <th colspan="2">Ci(fF)</th> </tr> </thead> <tbody> <tr> <td>A</td> <td>6.953</td> </tr> <tr> <td>B</td> <td>6.953</td> </tr> </tbody> </table>	Ci(fF)		A	6.953	B	6.953
A	B	Out1	Out2																					
0	X	1	0																					
X	0	1	0																					
1	1	0	1																					
Ci(fF)																								
A	6.953																							
B	6.953																							

Height	Width	Area	Equivalent Gate	Drive
53 λ	38 λ	2014 λ ²	1.5	1X


Logic Equation

Out1 = $\overline{A \times B}$
 Out2 = $A \times B$

Delay Characteristics:


$$T_{pd} = t_0 + \frac{dt}{dc} \times C_L$$

- Tpd0 → 1 NAND.....23 + 543 × C[OUT1]
- Tpd1 → 0 NAND.....34 + 989 × C[OUT1]
- Tpd0 → 1 AND.....56 + 989 × C[OUT1] + 1042 × C[OUT2]
- Tpd1 → 0 AND.....43 + 543 × C[OUT1] + 888 × C[OUT2]



Description: 3-Input NAND Gate

Library: Tanner mAMIs05DL Primitive Set: Tanner SCMOS.Cells
 Schematic: S-Edit File: Tanner.TIB.Samples
 Mask layout: L-Edit Module: NAND3
 Mapping Macros: GateSim: TannerLb\nettran\scmos\scms2sim.mac
 L-Edit/SPR: TannerLb\nettran\scmos\scms2tpr.mac

Logic Symbol	Truth Table	Capacitance																												
	<table border="1"> <thead> <tr> <th>A</th> <th>B</th> <th>C</th> <th>Out</th> </tr> </thead> <tbody> <tr> <td>0</td> <td>X</td> <td>X</td> <td>1</td> </tr> <tr> <td>X</td> <td>0</td> <td>X</td> <td>1</td> </tr> <tr> <td>X</td> <td>X</td> <td>0</td> <td>1</td> </tr> <tr> <td>1</td> <td>1</td> <td>1</td> <td>0</td> </tr> </tbody> </table>	A	B	C	Out	0	X	X	1	X	0	X	1	X	X	0	1	1	1	1	0	<table border="1"> <thead> <tr> <th></th> <th>Ci(fF)</th> </tr> </thead> <tbody> <tr> <td>A</td> <td>6.953</td> </tr> <tr> <td>B</td> <td>6.953</td> </tr> <tr> <td>C</td> <td>6.953</td> </tr> </tbody> </table>		Ci(fF)	A	6.953	B	6.953	C	6.953
A	B	C	Out																											
0	X	X	1																											
X	0	X	1																											
X	X	0	1																											
1	1	1	0																											
	Ci(fF)																													
A	6.953																													
B	6.953																													
C	6.953																													

Height	Width	Area	Equivalent Gate	Drive
53λ	34λ	$1802 \lambda^2$	1.5	1X

Logic Equation

$$\text{Out} = \overline{A \times B \times C}$$


Delay Characteristics:

$$T_{pd} = t_0 + \frac{dt}{dc} \times C_L$$

$$T_{pd0} \rightarrow 1 \dots\dots\dots 33 + 554 \times C[\text{OUT}]$$

$$T_{pd1} \rightarrow 0 \dots\dots\dots 83 + 1415 \times C[\text{OUT}]$$





Description: 3-Input NAND Gate with Complementary Output

Library: Tanner mAMIs05DL	Primitive Set: Tanner SCMOS.Cells Tanner.TIB.Samples
Schematic: S-Edit	File: TannerLb\scmos\scmos.sdb Module: NAND3C
Mask layout: L-Edit	File: TannerLb\scmos\scmos.tdb Cell: NAND3C
Mapping Macros: GateSim:	TannerLb\nettran\scmos\scms2sim.mac
L-Edit/SPR:	TannerLb\nettran\scmos\scms2tpr.mac

Logic Symbol	Truth Table	Capacitance																																	
	<table border="1"> <thead> <tr> <th>A</th> <th>B</th> <th>C</th> <th>Out1</th> <th>Out2</th> </tr> </thead> <tbody> <tr> <td>0</td> <td>X</td> <td>X</td> <td>1</td> <td>0</td> </tr> <tr> <td>X</td> <td>0</td> <td>X</td> <td>1</td> <td>0</td> </tr> <tr> <td>X</td> <td>X</td> <td>0</td> <td>1</td> <td>0</td> </tr> <tr> <td>1</td> <td>1</td> <td>1</td> <td>0</td> <td>1</td> </tr> </tbody> </table>	A	B	C	Out1	Out2	0	X	X	1	0	X	0	X	1	0	X	X	0	1	0	1	1	1	0	1	<table border="1"> <thead> <tr> <th></th> <th>Ci(fF)</th> </tr> </thead> <tbody> <tr> <td>A</td> <td>6.953</td> </tr> <tr> <td>B</td> <td>6.953</td> </tr> <tr> <td>C</td> <td>6.953</td> </tr> </tbody> </table>		Ci(fF)	A	6.953	B	6.953	C	6.953
A	B	C	Out1	Out2																															
0	X	X	1	0																															
X	0	X	1	0																															
X	X	0	1	0																															
1	1	1	0	1																															
	Ci(fF)																																		
A	6.953																																		
B	6.953																																		
C	6.953																																		

Height	Width	Area	Equivalent Gate	Drive
53 λ	48 λ	2544 λ ²	2	1X


Logic Equation
Out1 = $\overline{A \times B \times C}$ Out2 = $A \times B \times C$

Delay Characteristics:

$$T_{pd} = t_0 + \frac{dt}{dc} \times C_L$$


Tpd0 → 1 NAND.....37 + 554 × C[OUT1]
 Tpd1 → 0 NAND.....93 + 1413 × C[OUT1]
 Tpd0 → 1 AND.....123 + 1413 × C[OUT1] + 1227 × C[OUT2]
 Tpd1 → 0 AND.....61 + 554 × C[OUT1] + 919 × C[OUT2]





Description: 4-Input NAND Gate

Library: Tanner mAMIs05DL	Primitive Set: Tanner SCMOS.Cells Tanner.TIB.Samples
Schematic: S-Edit	File: TannerLb\scmos\scmos.sdb Module: NAND4
Mask layout: L-Edit	File: TannerLb\scmos\scmos.tdb Cell: NAND4
Mapping Macros: GateSim:	TannerLb\nettran\scmos\scms2sim.mac
L-Edit/SPR:	TannerLb\nettran\scmos\scms2tpr.mac

Logic Symbol	Truth Table	Capacitance																																								
	<table border="1"> <thead> <tr> <th>A</th> <th>B</th> <th>C</th> <th>D</th> <th>Out</th> </tr> </thead> <tbody> <tr><td>0</td><td>X</td><td>X</td><td>X</td><td>1</td></tr> <tr><td>X</td><td>0</td><td>X</td><td>X</td><td>1</td></tr> <tr><td>X</td><td>X</td><td>0</td><td>X</td><td>1</td></tr> <tr><td>X</td><td>X</td><td>X</td><td>0</td><td>1</td></tr> <tr><td>1</td><td>1</td><td>1</td><td>1</td><td>0</td></tr> </tbody> </table>	A	B	C	D	Out	0	X	X	X	1	X	0	X	X	1	X	X	0	X	1	X	X	X	0	1	1	1	1	1	0	<table border="1"> <thead> <tr> <th></th> <th>Ci(fF)</th> </tr> </thead> <tbody> <tr><td>A</td><td>6.953</td></tr> <tr><td>B</td><td>6.953</td></tr> <tr><td>C</td><td>6.953</td></tr> <tr><td>D</td><td>6.953</td></tr> </tbody> </table>		Ci(fF)	A	6.953	B	6.953	C	6.953	D	6.953
A	B	C	D	Out																																						
0	X	X	X	1																																						
X	0	X	X	1																																						
X	X	0	X	1																																						
X	X	X	0	1																																						
1	1	1	1	0																																						
	Ci(fF)																																									
A	6.953																																									
B	6.953																																									
C	6.953																																									
D	6.953																																									

Height	Width	Area	Equivalent Gate	Drive
53 λ	41 λ	2173 λ ²	2	1X

Logic Equation


$$\text{Out} = \overline{A \times B \times C \times D}$$

Delay Characteristics:

$$T_{pd} = t_0 + \frac{dt}{dc} \times C_L$$


Tpd0 → 1.....40 + 578 × C[OUT]

Tpd1 → 0.....138 + 1850 × C[OUT]



Description: 4-Input NAND Gate with Complementary Output

Library: Tanner mAMIs05DL	Primitive Set: Tanner SCMOS.Cells Tanner.TIB.Samples
Schematic: S-Edit	File: TannerLb\scmos\scmos.sdb Module: NAND4C
Mask layout: L-Edit	File: TannerLb\scmos\scmos.tdb Cell: NAND4C
Mapping Macros: GateSim:	TannerLb\nettran\scmos\scms2sim.mac
L-Edit/SPR:	TannerLb\nettran\scmos\scms2tpr.mac

Logic Symbol	Truth Table	Capacitance																																														
	<table border="1"> <thead> <tr> <th>A</th> <th>B</th> <th>C</th> <th>D</th> <th>Out1</th> <th>Out2</th> </tr> </thead> <tbody> <tr><td>0</td><td>X</td><td>X</td><td>X</td><td>1</td><td>0</td></tr> <tr><td>X</td><td>0</td><td>X</td><td>X</td><td>1</td><td>0</td></tr> <tr><td>X</td><td>X</td><td>0</td><td>X</td><td>1</td><td>0</td></tr> <tr><td>X</td><td>X</td><td>X</td><td>0</td><td>1</td><td>0</td></tr> <tr><td>1</td><td>1</td><td>1</td><td>1</td><td>0</td><td>1</td></tr> </tbody> </table>	A	B	C	D	Out1	Out2	0	X	X	X	1	0	X	0	X	X	1	0	X	X	0	X	1	0	X	X	X	0	1	0	1	1	1	1	0	1	<table border="1"> <thead> <tr> <th></th> <th>Ci(fF)</th> </tr> </thead> <tbody> <tr><td>A</td><td>6.953</td></tr> <tr><td>B</td><td>6.953</td></tr> <tr><td>C</td><td>6.953</td></tr> <tr><td>D</td><td>6.953</td></tr> </tbody> </table>		Ci(fF)	A	6.953	B	6.953	C	6.953	D	6.953
A	B	C	D	Out1	Out2																																											
0	X	X	X	1	0																																											
X	0	X	X	1	0																																											
X	X	0	X	1	0																																											
X	X	X	0	1	0																																											
1	1	1	1	0	1																																											
	Ci(fF)																																															
A	6.953																																															
B	6.953																																															
C	6.953																																															
D	6.953																																															


Height	Width	Area	Equivalent Gate	Drive
53 λ	54 λ	2862 λ ²	2.5	1X

Logic Equation
Out1 = $\overline{A \times B \times C \times D}$ Out2 = $A \times B \times C \times D$

Delay Characteristics:


$$T_{pd} = t_0 + \frac{dt}{dc} \times C_L$$

Tpd0 → 1 NAND.....43 + 574 × C[OUT1]
 Tpd1 → 0 NAND.....149 + 1848 × C[OUT1]
 Tpd0 → 1 AND.....186 + 1848 × C[OUT1] + 1377 × C[OUT2]
 Tpd1 → 0 AND.....68 + 574 × C[OUT1] + 940 × C[OUT2]



Description: 2-Input NOR Gate

Library: Tanner mAMIs05DL Primitive Set: Tanner SCMOS.Cells
 Schematic: S-Edit File: Tanner.TIB.Samples
 Module: NOR2
 Mask layout: L-Edit File: TannerLb\scmos\scmos.tdb
 Cell: NOR2
 Mapping Macros: GateSim: TannerLb\nettran\scmos\scms2sim.mac
 L-Edit/SPR: TannerLb\nettran\scmos\scms2tpr.mac

Logic Symbol	Truth Table	Capacitance																		
	<table border="1"> <thead> <tr> <th>A</th> <th>B</th> <th>Out</th> </tr> </thead> <tbody> <tr> <td>0</td> <td>0</td> <td>1</td> </tr> <tr> <td>X</td> <td>1</td> <td>0</td> </tr> <tr> <td>1</td> <td>X</td> <td>0</td> </tr> </tbody> </table>	A	B	Out	0	0	1	X	1	0	1	X	0	<table border="1"> <thead> <tr> <th></th> <th>Ci(fF)</th> </tr> </thead> <tbody> <tr> <td>A</td> <td>6.953</td> </tr> <tr> <td>B</td> <td>6.953</td> </tr> </tbody> </table>		Ci(fF)	A	6.953	B	6.953
A	B	Out																		
0	0	1																		
X	1	0																		
1	X	0																		
	Ci(fF)																			
A	6.953																			
B	6.953																			

Height	Width	Area	Equivalent Gate	Drive
53 λ	25 λ	1325 λ ²	1	1X

Logic Equation


$$\text{Out} = \overline{A + B}$$

Delay Characteristics:

$$T_{pd} = t_0 + \frac{dt}{dc} \times C_L$$


Tpd0 → 1.....31 + 1044 × C[OUT]

Tpd1 → 0.....20 + 587 × C[OUT]



Description: 2-Input NOR Gate with Complementary Output

Library: Tanner mAMIs05DL	Primitive Set: Tanner SCMOS.Cells
	Tanner.TIB.Samples
Schematic: S-Edit	File: TannerLb\scmos\scmos.sdb
	Module: NOR2C
Mask layout: L-Edit	File: TannerLb\scmos\scmos.tdb
	Cell: NOR2C
Mapping Macros: GateSim:	TannerLb\nettran\scmos\scms2sim.mac
L-Edit/SPR:	TannerLb\nettran\scmos\scms2tpr.mac

Logic Symbol	Truth Table	Capacitance																						
	<table border="1"> <thead> <tr> <th>A</th> <th>B</th> <th>Out1</th> <th>Out2</th> </tr> </thead> <tbody> <tr> <td>0</td> <td>0</td> <td>1</td> <td>0</td> </tr> <tr> <td>X</td> <td>1</td> <td>0</td> <td>1</td> </tr> <tr> <td>1</td> <td>X</td> <td>0</td> <td>1</td> </tr> </tbody> </table>	A	B	Out1	Out2	0	0	1	0	X	1	0	1	1	X	0	1	<table border="1"> <thead> <tr> <th></th> <th>Ci(ff)</th> </tr> </thead> <tbody> <tr> <td>A</td> <td>6.953</td> </tr> <tr> <td>B</td> <td>6.953</td> </tr> </tbody> </table>		Ci(ff)	A	6.953	B	6.953
A	B	Out1	Out2																					
0	0	1	0																					
X	1	0	1																					
1	X	0	1																					
	Ci(ff)																							
A	6.953																							
B	6.953																							


Height	Width	Area	Equivalent Gate	Drive
53 λ	37 λ	1961 λ ²	1.5	1X

Logic Equation
<p>Out1 = $\overline{A + B}$</p> <p>Out2 = $A + B$</p>

Delay Characteristics:


$$T_{pd} = t_0 + \frac{dt}{dc} \times C_L$$

Tpd0 → 1 NOR.....37 + 1042 × C[OUT1]
 Tpd1 → 0 NOR.....23 + 585 × C[OUT1]
 Tpd0 → 1 OR.....42 + 585 × C[OUT1] + 852 × C[OUT2]
 Tpd1 → 0 OR.....59 + 1042 × C[OUT1] + 1083 × C[OUT2]



Description: 3-Input NOR Gate

Library: Tanner mAMIs05DL	Primitive Set: Tanner SCMOS.Cells
	Tanner.TIB.Samples
Schematic: S-Edit	File: TannerLb\scmos\scmos.sdb
	Module: NOR3
Mask layout: L-Edit	File: TannerLb\scmos\scmos.tdb
	Cell: NOR3
Mapping Macros: GateSim:	TannerLb\nettran\scmos\scms2sim.mac
L-Edit/SPR:	TannerLb\nettran\scmos\scms2tpr.mac


Logic Symbol	Truth Table	Capacitance																												
	<table border="1"> <thead> <tr> <th>A</th> <th>B</th> <th>C</th> <th>Out</th> </tr> </thead> <tbody> <tr> <td>0</td> <td>0</td> <td>0</td> <td>1</td> </tr> <tr> <td>X</td> <td>X</td> <td>1</td> <td>0</td> </tr> <tr> <td>X</td> <td>1</td> <td>X</td> <td>0</td> </tr> <tr> <td>1</td> <td>X</td> <td>X</td> <td>0</td> </tr> </tbody> </table>	A	B	C	Out	0	0	0	1	X	X	1	0	X	1	X	0	1	X	X	0	<table border="1"> <thead> <tr> <th></th> <th>Ci(fF)</th> </tr> </thead> <tbody> <tr> <td>A</td> <td>6.953</td> </tr> <tr> <td>B</td> <td>6.953</td> </tr> <tr> <td>C</td> <td>6.953</td> </tr> </tbody> </table>		Ci(fF)	A	6.953	B	6.953	C	6.953
A	B	C	Out																											
0	0	0	1																											
X	X	1	0																											
X	1	X	0																											
1	X	X	0																											
	Ci(fF)																													
A	6.953																													
B	6.953																													
C	6.953																													

Height	Width	Area	Equivalent Gate	Drive
53 λ	35 λ	1855 λ ²	1.5	1X

Logic Equation
$\text{Out} = \overline{\text{A} + \text{B} + \text{C}}$


Delay Characteristics:
$$T_{pd} = t_0 + \frac{dt}{dc} \times C_L$$

Tpd0 → 1.....82 + 1556 × C[OUT]
 Tpd1 → 0.....31 + 622 × C[OUT]



Description: 3-Input NOR Gate with Complementary Output

Library: Tanner mAMIs05DL Primitive Set: Tanner SCMOS.Cells
 Schematic: S-Edit File: Tanner.TIB.Samples
 Module: NOR3C
 Mask layout: L-Edit File: TannerLb\scmos\scmos.tdb
 Cell: NOR3C
 Mapping Macros: GateSim: TannerLb\nettran\scmos\scms2sim.mac
 L-Edit/SPR: TannerLb\nettran\scmos\scms2tpr.mac

Logic Symbol	Truth Table	Capacitance																																	
	<table border="1"> <thead> <tr> <th>A</th> <th>B</th> <th>C</th> <th>Out1</th> <th>Out2</th> </tr> </thead> <tbody> <tr> <td>0</td> <td>0</td> <td>0</td> <td>1</td> <td>0</td> </tr> <tr> <td>X</td> <td>X</td> <td>1</td> <td>0</td> <td>1</td> </tr> <tr> <td>X</td> <td>1</td> <td>X</td> <td>0</td> <td>1</td> </tr> <tr> <td>1</td> <td>X</td> <td>X</td> <td>0</td> <td>1</td> </tr> </tbody> </table>	A	B	C	Out1	Out2	0	0	0	1	0	X	X	1	0	1	X	1	X	0	1	1	X	X	0	1	<table border="1"> <thead> <tr> <th></th> <th>Ci(fF)</th> </tr> </thead> <tbody> <tr> <td>A</td> <td>6.953</td> </tr> <tr> <td>B</td> <td>6.953</td> </tr> <tr> <td>C</td> <td>6.953</td> </tr> </tbody> </table>		Ci(fF)	A	6.953	B	6.953	C	6.953
A	B	C	Out1	Out2																															
0	0	0	1	0																															
X	X	1	0	1																															
X	1	X	0	1																															
1	X	X	0	1																															
	Ci(fF)																																		
A	6.953																																		
B	6.953																																		
C	6.953																																		

Height	Width	Area	Equivalent Gate	Drive
53 λ	45 λ	2385 λ ²	2	1X

Logic Equation
Out1 = $\overline{A + B + C}$ Out2 = $A + B + C$

Delay Characteristics:


$$T_{pd} = t_0 + \frac{dt}{dc} \times C_L$$

Tpd0 → 1 NOR.....89 + 1556 × C[OUT1]

Tpd1 → 0 NOR.....34 + 625 × C[OUT1]


Tpd0 → 1 OR.....57 + 625 × C[OUT1] + 887 × C[OUT2]

Tpd1 → 0 OR.....118 + 1556 × C[OUT1] + 1259 × C[OUT2]



Description: 4-Input NOR Gate

Library: Tanner mAMIs05DL	Primitive Set: Tanner SCMOS.Cells
	Tanner.TIB.Samples
Schematic: S-Edit	File: TannerLb\scmos\scmos.sdb
	Module: NOR4
Mask layout: L-Edit	File: TannerLb\scmos\scmos.tdb
	Cell: NOR4
Mapping Macros: GateSim:	TannerLb\nettran\scmos\scms2sim.mac
L-Edit/SPR:	TannerLb\nettran\scmos\scms2tpr.mac

Logic Symbol	Truth Table	Capacitance																																								
	<table border="1"> <thead> <tr> <th>A</th> <th>B</th> <th>C</th> <th>D</th> <th>Out</th> </tr> </thead> <tbody> <tr> <td>0</td> <td>0</td> <td>0</td> <td>0</td> <td>1</td> </tr> <tr> <td>X</td> <td>X</td> <td>X</td> <td>1</td> <td>0</td> </tr> <tr> <td>X</td> <td>X</td> <td>1</td> <td>X</td> <td>0</td> </tr> <tr> <td>X</td> <td>1</td> <td>X</td> <td>X</td> <td>0</td> </tr> <tr> <td>1</td> <td>X</td> <td>X</td> <td>X</td> <td>0</td> </tr> </tbody> </table>	A	B	C	D	Out	0	0	0	0	1	X	X	X	1	0	X	X	1	X	0	X	1	X	X	0	1	X	X	X	0	<table border="1"> <thead> <tr> <th></th> <th>Ci(fF)</th> </tr> </thead> <tbody> <tr> <td>A</td> <td>6.953</td> </tr> <tr> <td>B</td> <td>6.953</td> </tr> <tr> <td>C</td> <td>6.953</td> </tr> <tr> <td>D</td> <td>6.953</td> </tr> </tbody> </table>		Ci(fF)	A	6.953	B	6.953	C	6.953	D	6.953
A	B	C	D	Out																																						
0	0	0	0	1																																						
X	X	X	1	0																																						
X	X	1	X	0																																						
X	1	X	X	0																																						
1	X	X	X	0																																						
	Ci(fF)																																									
A	6.953																																									
B	6.953																																									
C	6.953																																									
D	6.953																																									

Height	Width	Area	Equivalent Gate	Drive
53 λ	41 λ	2173 λ ²	2	1X

Logic Equation
$\text{Out} = \overline{\text{A} + \text{B} + \text{C} + \text{D}}$


Delay Characteristics:

$$T_{pd} = t_0 + \frac{dt}{dc} \times C_L$$

Tpd0 → 1..... 131 + 2081 × C[OUT]

Tpd1 → 0..... 33 + 660 × C[OUT]





Description: 4-Input NOR Gate with Complementary Output

Library: Tanner mAMIs05DL	Primitive Set:	Tanner SCMOS.Cells Tanner.TIB.Samples
Schematic: S-Edit	File:	TannerLb\scmos\scmos.sdb
	Module:	NOR4C
Mask layout: L-Edit	File:	TannerLb\scmos\scmos.tdb
	Cell:	NOR4C
Mapping Macros: GateSim:	TannerLb\nettran\scmos\scms2sim.mac	
L-Edit/SPR:	TannerLb\nettran\scmos\scms2tpr.mac	

Logic Symbol	Truth Table	Capacitance																																														
	<table border="1"> <thead> <tr> <th>A</th> <th>B</th> <th>C</th> <th>D</th> <th>Out1</th> <th>Out2</th> </tr> </thead> <tbody> <tr> <td>0</td> <td>0</td> <td>0</td> <td>0</td> <td>1</td> <td>0</td> </tr> <tr> <td>X</td> <td>X</td> <td>X</td> <td>1</td> <td>0</td> <td>1</td> </tr> <tr> <td>X</td> <td>X</td> <td>1</td> <td>X</td> <td>0</td> <td>1</td> </tr> <tr> <td>X</td> <td>1</td> <td>X</td> <td>X</td> <td>0</td> <td>1</td> </tr> <tr> <td>1</td> <td>X</td> <td>X</td> <td>X</td> <td>0</td> <td>1</td> </tr> </tbody> </table>	A	B	C	D	Out1	Out2	0	0	0	0	1	0	X	X	X	1	0	1	X	X	1	X	0	1	X	1	X	X	0	1	1	X	X	X	0	1	<table border="1"> <thead> <tr> <th></th> <th>Ci(fF)</th> </tr> </thead> <tbody> <tr> <td>A</td> <td>6.953</td> </tr> <tr> <td>B</td> <td>6.953</td> </tr> <tr> <td>C</td> <td>6.953</td> </tr> <tr> <td>D</td> <td>6.953</td> </tr> </tbody> </table>		Ci(fF)	A	6.953	B	6.953	C	6.953	D	6.953
	A	B	C	D	Out1	Out2																																										
	0	0	0	0	1	0																																										
	X	X	X	1	0	1																																										
	X	X	1	X	0	1																																										
	X	1	X	X	0	1																																										
1	X	X	X	0	1																																											
	Ci(fF)																																															
A	6.953																																															
B	6.953																																															
C	6.953																																															
D	6.953																																															

Height	Width	Area	Equivalent Gate	Drive
53 λ	49 λ	2597 λ ²	2.5	1X

Logic Equation
$\text{Out1} = \overline{A + B + C + D}$ $\text{Out2} = A + B + C + D$

Delay Characteristics:

$$T_{pd} = t_0 + \frac{dt}{dc} \times C_L$$


Tpd0 → 1 NOR.....145 + 2076 × C[OUT1]
 Tpd1 → 0 NOR.....37 + 652 × C[OUT1]
 Tpd0 → 1 OR.....61 + 652 × C[OUT1] + 912 × C[OUT2]
 Tpd1 → 0 OR.....178 + 2076 × C[OUT1] + 1408 × C[OUT2]




MOSIS AMI 0.5μ – mAMIs05DL
 Scalable Digital Standard Cell Library

Rev. A
 NOR4C

Page
 1 of 4






2-Input Exclusive-NOR

XNOR2

Description: 2-Input Exclusive-NOR Gate

Library: Tanner mAMIs05DL Primitive Set: Tanner SCMOS.Cells
Tanner.TIB.Samples
Schematic: S-Edit File: TannerLb\scmos\scmos.sdb
Module: XNOR2
Mask layout: L-Edit File: TannerLb\scmos\scmos.tdb
Cell: XNOR2
Mapping Macros: GateSim: TannerLb\nettran\scmos\scms2sim.mac
L-Edit/SPR: TannerLb\nettran\scmos\scms2tpr.mac

Logic Symbol	Truth Table	Capacitance																					
	<table border="1"><thead><tr><th>A</th><th>B</th><th>Out</th></tr></thead><tbody><tr><td>0</td><td>0</td><td>1</td></tr><tr><td>0</td><td>1</td><td>0</td></tr><tr><td>1</td><td>0</td><td>0</td></tr><tr><td>1</td><td>1</td><td>1</td></tr></tbody></table>	A	B	Out	0	0	1	0	1	0	1	0	0	1	1	1	<table border="1"><thead><tr><th></th><th>Ci(ff)</th></tr></thead><tbody><tr><td>A</td><td>13.905</td></tr><tr><td>B</td><td>13.905</td></tr></tbody></table>		Ci(ff)	A	13.905	B	13.905
A	B	Out																					
0	0	1																					
0	1	0																					
1	0	0																					
1	1	1																					
	Ci(ff)																						
A	13.905																						
B	13.905																						

Height	Width	Area	Equivalent Gate	Drive
53 λ	54 λ	2862 λ ²	2.75	1X

Logic Equation


$$\text{Out} = (A \times B) + (\bar{A} \times \bar{B})$$

Delay Characteristics:

$$T_{pd} = t_0 + \frac{dt}{dc} \times C_L$$

$$T_{pd0} \rightarrow 1 \dots\dots\dots 65 + 592 \times C[\text{OUT}]$$

$$T_{pd1} \rightarrow 0 \dots\dots\dots 46 + 955 \times C[\text{OUT}]$$




2-Input Exclusive-OR

XOR2

Description: 2-Input Exclusive-OR Gate

Library: Tanner mAMIs05DL Primitive Set: Tanner SCMOS.Cells
 Tanner.TIB.Samples
 Schematic: S-Edit File: TannerLb\scmos\scmos.sdb
 Module: XOR2
 Mask layout: L-Edit File: TannerLb\scmos\scmos.tdb
 Cell: XOR2
 Mapping Macros: GateSim: TannerLb\nettran\scmos\scms2sim.mac
 L-Edit/SPR: TannerLb\nettran\scmos\scms2tpr.mac

Logic Symbol	Truth Table	Capacitance																					
	<table border="1"> <thead> <tr> <th>A</th> <th>B</th> <th>Out</th> </tr> </thead> <tbody> <tr> <td>0</td> <td>0</td> <td>0</td> </tr> <tr> <td>0</td> <td>1</td> <td>1</td> </tr> <tr> <td>1</td> <td>0</td> <td>1</td> </tr> <tr> <td>1</td> <td>1</td> <td>0</td> </tr> </tbody> </table>	A	B	Out	0	0	0	0	1	1	1	0	1	1	1	0	<table border="1"> <thead> <tr> <th></th> <th>Ci(fF)</th> </tr> </thead> <tbody> <tr> <td>A</td> <td>13.905</td> </tr> <tr> <td>B</td> <td>13.905</td> </tr> </tbody> </table>		Ci(fF)	A	13.905	B	13.905
A	B	Out																					
0	0	0																					
0	1	1																					
1	0	1																					
1	1	0																					
	Ci(fF)																						
A	13.905																						
B	13.905																						

Height	Width	Area	Equivalent Gate	Drive
53 λ	54 λ	2862 λ^2	2.75	1X

Logic Equation


$$\text{Out} = (A \times \bar{B}) + (\bar{A} \times B)$$

Delay Characteristics:

$$T_{pd} = t_0 + \frac{dt}{dc} \times C_L$$


$$T_{pd0} \rightarrow 1 \dots \dots \dots 48 + 991 \times C[\text{OUT}]$$

$$T_{pd1} \rightarrow 0 \dots \dots \dots 64 + 634 \times C[\text{OUT}]$$



Description: Buffered Input Port with Complementary Signals


Library: Tanner mAMIs05DL	Primitive Set: Tanner SCMOS.Cells
	Tanner.TIB.Samples
Schematic: S-Edit	File: TannerLb\scmos\scmos.sdb
	Module: PortBufI
Mask layout: L-Edit	File: TannerLb\scmos\scmos.tdb
	Cell: PortBufI
Mapping Macros: GateSim:	TannerLb\nettran\scmos\scms2sim.mac
L-Edit/SPR:	TannerLb\nettran\scmos\scms2tpr.mac

Logic Symbol	Truth Table	Capacitance									
	<table border="1"> <thead> <tr> <th>PAD</th> <th>DI</th> <th>DIB</th> </tr> </thead> <tbody> <tr> <td>0</td> <td>0</td> <td>1</td> </tr> <tr> <td>1</td> <td>1</td> <td>0</td> </tr> </tbody> </table>	PAD	DI	DIB	0	0	1	1	1	0	<p style="text-align: center;">N/A</p>
PAD	DI	DIB									
0	0	1									
1	1	0									

Height	Width	Area	Equivalent Gate	Drive
70 λ	94 λ	6580 λ ²	N/A	N/A


Logic Equation
<p>DI = In DIB = $\overline{\text{In}}$</p>

Delay Characteristics: N/A



Description: Buffered Output Port used for Core routing

Library: Tanner mAMIs05DL	Primitive Set:	Tanner SCMOS.Cells Tanner.TIB.Samples
Schematic: S-Edit	File:	TannerLb\scmos\scmos.sdb
	Module:	PortBufO
Mask layout: L-Edit	File:	TannerLb\scmos\scmos.tdb
	Cell:	PortBufO
Mapping Macros: GateSim:	TannerLb\nettran\scmos\scms2sim.mac	
L-Edit/SPR:	TannerLb\nettran\scmos\scms2tpr.mac	

Logic Symbol	Truth Table	Capacitance						
	<table border="1"> <thead> <tr> <th>DO</th> <th>PAD</th> </tr> </thead> <tbody> <tr> <td>0</td> <td>0</td> </tr> <tr> <td>1</td> <td>1</td> </tr> </tbody> </table>	DO	PAD	0	0	1	1	N/A
DO	PAD							
0	0							
1	1							


Height	Width	Area	Equivalent Gate	Drive
70 λ	94 λ	6580 λ ²	N/A	N/A


Logic Equation

DO = Out

Delay Characteristics:


N/A





Description: Input/Output Port

Library: Tanner mAMIs05DL	Primitive Set: Tanner SCMOS.Cells Tanner.TIB.Samples
Schematic: S-Edit	File: TannerLb\scmos\scmos.sdb Module: PortIO
Mask layout: L-Edit	File: TannerLb\scmos\scmos.tdb Cell: PortIO
Mapping Macros: GateSim:	TannerLb\nettran\scmos\scms2sim.mac
L-Edit/SPR:	TannerLb\nettran\scmos\scms2tpr.mac

Logic Symbol	Truth Table	Capacitance
	N/A	N/A


Height	Width	Area	Equivalent Gate	Drive
70 λ	20 λ	1400 λ ²	N/A	N/A

Logic Equation

--

Delay Characteristics:

N/A



Description: Ring Corner Port


Library: Tanner mAMIs05DL	Primitive Set: Tanner SCMOS.Cells Tanner.TIB.Samples
Schematic: S-Edit	File: TannerLb\scmos\scmos.sdb Module: PortRC
Mask layout: L-Edit	File: TannerLb\scmos\scmos.tdb Cell: PortRC
Mapping Macros: GateSim:	TannerLb\nettran\scmos\scms2sim.mac
L-Edit/SPR:	TannerLb\nettran\scmos\scms2tpr.mac

Logic Symbol	Truth Table	Capacitance
N/A	N/A	N/A

Height	Width	Area	Equivalent Gate	Drive
70 λ	70 λ	4900 λ ²	N/A	N/A


Logic Equation
N/A

Delay Characteristics: N/A



Description: Power Port used for core routing

Library: Tanner mAMIs05DL	Primitive Set: Tanner SCMOS.Cells Tanner.TIB.Samples
Schematic: S-Edit	File: TannerLb\scmos\scmos.sdb Module: PortVdd
Mask layout: L-Edit	File: TannerLb\scmos\scmos.tdb Cell: PortVdd
Mapping Macros: GateSim:	TannerLb\nettran\scmos\scms2sim.mac
L-Edit/SPR:	TannerLb\nettran\scmos\scms2tpr.mac

Logic Symbol	Truth Table	Capacitance
	N/A	N/A

Height	Width	Area	Equivalent Gate	Drive
70 λ	94 λ	6580 λ ²	N/A	N/A

Logic Equation

Port = 1

Delay Characteristics:

N/A

