The University of Alabama in Huntsville Electrical and Computer Engineering Department CPE 221 01 Test 2

November 13, 2018

This test is closed book, closed notes. You may use a calculator. You should have the 6 page ARM Instruction Reference. Please check to make sure you have all 6 pages of the test. You must show your work to receive full credit.

		Name:	
1.	(1 point) High-level language progra	mmers use	to represent any type
	of data element they define.		
2.	(1 point) An	is an event that for	ces the computer to stop normal
	processing and to switch control to t	the operating system.	
3.	(1 point)		ng the throughput of instruction
	execution.		
4.	(1 point) A	is a region of temp	porary storage at the top of the
	current stack.		, ,
5.	(1 point) The computer has a		that contains the address of
	the next instruction to be executed.		
6.	(10 points) A processor executes an each stage in picoseconds (1,000 ps IF Instruction fetch OF Operand fetch OE Execute M Memory OS Operand store (writeback)	= 1 ns) is: 320 ps 280 ps 350 ps 450 ps	five stages. The time required by
a.	. (5 points) What is the time taken to pipelined in five stages and that ther latches?	•	_
b	. (5 points) What is the time to execut	te an instruction if the proc	essor is not pipelined?

7. (30 points) Consider the following ARM program. Trace the values of the registers shown as they change during program execution. Also, trace the stack activity. Clearly indicate the value of the sp and the fp. There may be unused columns or rows in the tables. If you need to add columns or rows, you may do so.

```
#include <stdio.h>
int Factorial (int);
int main()
  int n = 1;
  int f;
  f = Factorial(n);
int Factorial (int n)
  if (n == 1)
    return 1;
  else
    return n*Factorial(n-1);
       AREA FACTORIAL, CODE, READONLY
       ENTRY
main
                  lr, #60
0
          mov
                  fp, #0x0000C000
4
          mov
8
          push
                  {fp}
12
          sub
                  sp, sp, #8
                  fp, sp, #0
16
          add
20
          movs
                  r0, #1
24
          bl
                  factorial
                  r0, [fp, #4]
28
          str
                  r3, #0
32
          movs
36
                  r0, r3
          mov
40
          adds
                  fp, fp, #8
44
          mov
                  sp, fp
48
          pop
                  {fp}
52 stop
                  stop
factorial
                 r0, [fp, #-4]
56
          str
60
          ldr
                 r3, [fp, #-4]
64
          cmp
                  r3, #1
68
          bne
                  L4
72
          movs
                  r3, #1
76
          b
                  L5
L4
                  r3, [fp, #-4]
80
          ldr
84
                  r3, r3, #1
          subs
88
          mov
                  r0, r3
92
                  factorial
          bl
96
          mov
                  r2, r0
100
          ldr
                  r3, [fp, #-4]
104
                  r4, r3, r2
          mul
108
          mov
                 r3, r4
L5
112
          mov
                  r0, r3
116
          mov
                  pc, lr
       END
            END
```

Address	Value
FFFF FFEC	
FFFF FFFO	
FFFF FFF4	
FFFF FFF8	
FFFF FFFC	

Instruction:

Address	Value
FFFF FFEC	
FFFF FFFO	
FFFF FFF4	
FFFF FFF8	
FFFF FFFC	

Instruction:

Address	Value
FFFF FFEC	
FFFF FFF0	
FFFF FFF4	
FFFF FFF8	
FFFF FFFC	

Instruction:

Address	Value
FFFF FFEC	
FFFF FFFO	
FFFF FFF4	
FFFF FFF8	
FFFF FFFC	

Instruction:

Address	Value
FFFF FFEC	
FFFF FFF0	
FFFF FFF4	
FFFF FFF8	
FFFF FFFC	

Instruction:

Address	Value
FFFF FFEC	
FFFF FFFO	
FFFF FFF4	
FFFF FFF8	
FFFF FFFC	

Instruction:

Address	Value
FFFF FFEC	
FFFF FFF0	
FFFF FFF4	
FFFF FFF8	
FFFF FFFC	

Instruction:

Address	Value
FFFF FFEC	
FFFF FFF0	
FFFF FFF4	
FFFF FFF8	
FFFF FFFC	

Instruction:

Address	Value
FFFF FFEC	
FFFF FFF0	
FFFF FFF4	
FFFF FFF8	
FFFF FFFC	

Instruction:

Address	Value	
FFFF FFEC		
FFFF FFF0		
FFFF FFF4		
FFFF FFF8		
FFFF FFFC		
	•	

Instruction:

Address	Value
FFFF FFEC	
FFFF FFF0	
FFFF FFF4	
FFFF FFF8	
FFFF FFFC	

Instruction:


Address	Value
FFFF FFEC	
FFFF FFF0	
FFFF FFF4	
FFFF FFF8	
FFFF FFFC	

Instruction:

r0			
r1			
r3			
r4			
r5			
r9			
r10			
lr			
fp			

8. (20 points) Write the code to implement the expression $A = (B^*(F-G))/(C \times (D+E))$ on 3-, 2-, 1-, and 0-address machines. Do not rearrange the expression. In accordance with programming language practice, computing the expression should not change the values of its operands. When using a 0-address machine, the order used is SOS op TOS, where SOS is second on stack and TOS is top of stack.

9. (20 points) For the architecture shown, write the sequence of signals and control actions necessary to execute the instruction STRI (P), R0, R1, that stores the sum of R0 and R1 in the memory location pointed to by the contents of the memory location P. Assume that the address P is in the instruction register IR. The actions of this instruction are described by the abstract RTL $M[M[P]] \leftarrow R0 + R1$.



F_2	F_1	\mathbf{F}_0	Operation
0	0	0	A = B
0	0	1	A = C
0	1	0	A = B + 1
0	1	1	A = C + 1
1	0	0	A = B - 1
1	0	1	A = C - 1
1	1	0	A = B + C
1	1	1	A = C - B

Cycle	Concrete RTL	Signals
1		
2		
3		
4		
5		
6		
7		
8		

10. (15 points) A RISC processor executes the following code. There are data dependencies but no internal forwarding. A source operand cannot be used until it has been written. Assume that the first instruction begins executing in the first cycle.

MUL r0, r1, r2
ADD r3, r1, r4
LDR r1, [r2]
ADD r5, r1, r6
ADD r6, r0, r7
STR r3, [r2]

a. (6 points) Assuming a four-stage pipeline (fetch (IF), operand fetch (OF), execute (E), operand write (W)), what registers are being read during the seventh clock cycle and what register is being written?

	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15	16
MUL r0, r1, r2																
ADD r3, r1, r4																
LDR r1, [r2]																
ADD r5, r1, r6																
ADD r6, r0, r7																
STR r3, [r2]																

b. (9 points) Assuming a six-stage pipeline: fetch (F), register read (O), execute (E), memory read (MR), memory write (MW), register write (WB), how long will it take to execute the entire sequence?

		1	2	3	4	5	6	7	8	9	10	11	12	13	14	15	16
MUL	r0, r1, r2																
ADD	r3, r1, r4																
LDR	r1, [r2]																
ADD	r5, r1, r6																
ADD	r6, r0, r7																
STR	r3, [r2]																