## The University of Alabama in Huntsville Electrical and Computer Engineering Department CPE 221 01 Test 1 Solution Spring 2016

## This test is closed book, closed notes. You may not use a calculator. You should have the reference packet that includes Figure 2.10 and Appendix B. You must show your work to receive full credit.

- 1. (1 point) The instruction <u>format</u> specifies the size and meaning of fields within the instruction.
- 2. (1 point) <u>Data transfer</u> instructions move data from a memory location or register to another memory location without changing its form.
- 3. (1 point) <u>Branch</u> instructions can alter the normal flow of control from executing the next instruction in sequence.
- 4. (1 point) A 0-address instruction uses a <u>stack</u> to hold both operands and the result.
- 5. (1 point) <u>Direct, indirect, indexed, ...</u> is an example of an addressing mode found in processors.
- 6. (10 points) Represent 208 and -132 as signed (2s complement) 16-bit numbers

2	0	1			2	0	1
2	1	1			2	1	0
2	3	0			2	2	0
2	6	1			2	4	0
2	13	0			2	8	0
2	26	0			2	16	1
2	52	0			2	33	0
2	104	0			2	66	0
2	208				2	132	
13	8 = 00 2 = 00 32 = 1	000	0000 1	L000	010	0	

7. (25 points) Consider the following SRC program. Trace the values of the registers shown as they change during program execution. Also, trace the writes to memory by the st instruction. There may be unused columns or rows in the tables. If you need to add columns or rows, you may do so...dc 1 reserves one word of storage and sets it equal to 1...dw 3 reserves 3 words but does not give those words a value.

204 208 232 1000 1004 1008 1012 1016 1020 1024 1028 1032 1036 1040 1044	size: a: x: y: orig: loop:	.dc 5 .dc 5, .dw 10 .org 10 la la la ld ld ld add st addi addi addi addi brnz	3, -1, 2, 4, 37 00 r29, loop r10, x r11, y r1, size r2, a r3, 0(r10) r3, r3, r2 r3, 0(r11) r10, r10, 4 r11, r11, 4 r1, r1, -1
1048		stop	·

r1	6	5	4	3	2	1	0						
r2	5												
r3	5	10	3	8	-1	4	2	7	4	9	37	42	
r10	208	212		216		220		224		228		232	
r11	232	236		240		244		248		252		256	
r29	1020												

## Results of the st instruction.

Memory	Contents
Address	
232	10
236	8
240	4
244	7
248	9
252	42

8. (15 points) Translate the selected statements from the SRC program shown below into machine code (a series of ones and zeros), then express the result in hexadecimal.


bits: num: mask:	.org .dw 1 .dw 1 .dc 0 .dc 1 orig:			dor	
1004		lar			
1008		lar			
1012		ld			
1016		ld			:
1020		sub			
1024		sub	r5,	r5,	r5
1028		brzr	r30,	r1	
1032	next:	and	r4,	r1,	r3
1036		addi	r5,	r5,	1
1040		brzr	r29,	r4	
1044		addi	r2,	r2,	1
1048	shift:	shr	r1,	r1,	1
1052		brnz	r28,	r1	
1056	done:	st	r2,	cour	ıt
1060		st	r5,	bits	5
1064		stop			

	Address	Instruction	ор	ra	rb	rc	c1	c2	c3	Hexadecimal
	1032	and r4, r1, r3	20	4	1	3				0xA102_3000
	1048	shr r1, r1, 1	26	1	1				1	0xD042_0001
	1040	brzr r29, r4	8		29	4			2	0x403A_4002
and r4,		10100_00100_0000								
shr r1, r1, 1		$11010 \ 00001 \ 00001 \ 00000 \ 00000000$						042_0001		
brzr r29, r4		01000_00000_1110	1_00	100	_000	000	0000	10 :	= Ож	403A_4002

9. (25 points) Write the code to implement the expression A =  $((B/F) + (C \times D)) \times E$  on 3-, 2-, 1-, and 0-address machines. Do not rearrange the expression. In accordance with programming language practice, computing the expression should not change the values of its operands. When using a 0-address machine, the order used is SOS op TOS, where SOS is second on stack and TOS is top of stack.

3-Address	2-Address	1-Address	0-Address
div A, B, F	load A, B	load B	push B
mul T, C, D	div A, F	div F	push F
add A, A, T	load T, D	store A	div
mul A, A, e	mul T, C	load C	push D
	add A, T	mul D	push C
	mul A, E	add A	mul
		mul E	add
		store A	push E
			mul
			pop A

10. (20 points) Extend the SRC instruction set by adding the instruction ldrr ra, rb, rc, that is described by the abstract RTN R[ra] ← M[R[rb] + R[rc]]. (a) Write concrete RTN steps for this new instruction using the 1-bus SRC microarchitecture shown. (b) Which format would be a good one to use for ldrr?



Copyright © 2004 Pearson Prentice Hall, Inc.

Т0	$MA \leftarrow PC : C \leftarrow PC + 4$
T1	$MD \leftarrow M[MA] : PC \leftarrow C$
T2	$IR \leftarrow MD$
Т3	$A \leftarrow R[rb]$
T4	C ← A + R[rc]
T5	MA ← C
Т6	$MD \leftarrow M[MA]$
T7	$R[ra] \leftarrow MD$

b. Instruction Format 6 is the closest match