## The University of Alabama in Huntsville Electrical and Computer Engineering Department CPE 221 01 Sample Test 2 Solution

## This test is closed book, closed notes. You may not use a calculator. You should have the 6 page ARM Instruction Reference. You must show your work to receive full credit.

- 1. (1 point) A <u>frame pointer</u> points to a place on the stack and does not change throughout the lifetime of an instance of a procedure.
- 2. (1 point) A <u>microprogrammed</u> control unit runs a program whose input is the machine-level op-code to be executed and whose output is the bus enables, multiplexer controls, clocks, and signal that control the processor.
- 3. (1 point) <u>Pipelining</u> is a technique in which the execution of multiple instructions are overlapped to increase the number of instructions executed in a period of time.
- 4. (1 point) <u>Exceptions</u> are events that force the computer to stop normal processing and to invoke the operating system.
- 5. (1 point) <u>MIPS</u> is a load/store RISC ISA that has 32 general purpose registers.
- 6. (20 points) Write the code to implement the expression  $A = ((B/F) + (C \times D)) \times E$  on 3-, 2-, 1-, and 0-address machines. Do not rearrange the expression. In accordance with programming language practice, computing the expression should not change the values of its operands. When using a 0-address machine, the order used is SOS op TOS, where SOS is second on stack and TOS is top of stack.

3-address		2-address		1-address		0-address				
MPY	A,	С,	D	LOAD	A,	В	LDA	В	PUSH	В
DIV	т,	в,	F	DIV	A,	F	DIV	F	PUSH	F
ADD	A,	A,	т	LOAD	т,	D	STA	Α	DIV	
MPY	A,	A,	Ε	MPY	т,	С	LDA	С	PUSH	С
				ADD	A,	т	MPY	D	PUSH	D
				MPY	A,	E	ADD	Α	MPY	
							MPY	Е	ADD	
							STA	Α	PUSH	Е
									MPY	
									POP	Α

7. (30 points) Consider the following ARM program. Trace the values of the registers shown as they change during program execution. Also, trace the writes to memory by the STR instruction and the stack activity. Clearly indicate the value of the sp. There may be unused columns or rows in the tables. If you need to add columns or rows, you may do so.

```
;
    int main() {
      int P = 3;
;
      int Q = -1;
;
      P = Func1(P);
;
      Q = Func1(Q);
;
    int Func1(int x) {
;
      if (x > 0) x = Times16(x) + 1;
;
      else x = 32*x;
;
      return(x);}
;
    int Times16(int x) {
;
      x = 16 * x;
;
;
      return(x);}
     AREA NESTED SUBROUTINE STACK, CODE, READWRITE
     ENTRY
0
                      r4, P
             ADR
4
             ADR
                      r5, Q
8
             MOV
                      sp, #0
                      fp, #0x0000C000
12
             MOV
16
             LDR
                      r0, [r4]
20
             BL
                      Func1
24
             STR
                      r1, [r4]
28
             LDR
                      r0, [r5]
32
                      Func1
             ΒL
36
             STR
                      r1, [r5]
40
     done
                      done
             В
44
     Func1
             PUSH
                      {fp}
48
             CMP
                      r0, #0
52
             PUSHGT
                      {lr}
56
             PUSHGT
                      {r0}
60
                      Times16
             BLGT
64
             POPGT
                      {r1}
68
                      {lr}
             POPGT
72
             ADDGT
                      r1, r1, #1
76
             MOVLE
                      r1, r0, LSL #5
80
                      {fp}
             POP
84
                      pc, lr
             MOV
88
     Times16 POP
                      {r7}
92
             MOV
                      r7, r7, LSL #4
96
             PUSH
                      {r7}
100
             MOV
                      pc, lr
     AREA NESTED SUBROUTINE STACK, DATA, READWRITE
104
    Ρ
             DCD
                    3
                    -1
108
             DCD
    Q
        END
  r0
       3
                    -1
                   49
  r1
       48
                               -32
  r4
```

104			
108			
3	48		
24	64	24	36
0x0000C000			
-	108 3 24 0x0000C000	108       3     48       24     64       0x0000C000	104     48       3     48       24     64     24       0x0000C000

 $R\underline{esults \ of \ the \ {\tt STR} \ instructions}.$ 

Memory Address	Contents
104	49
108	-32

Address	Value	
FFFF FFEC		
FFFF FFF0		
FFFF FFF4		
FFFF FFF8		
FFFF FFFC	0x0000C000	
Instruction: <u>44_PUSH {fp}</u>		

Address	Value	
FFFF FFEC		
FFFF FFF0		
FFFF FFF4	3	
FFFF FFF8	24	
FFFF FFFC	0x0000C000	
Instruction: 88 POP {r7}		

Address	Value		
FFFF FFEC			
FFFF FFF0			
FFFF FFF4	48		
FFFF FFF8	24		
FFFF FFFC	0x0000C000		
Instruction: 68 POPGT {Ir}			

Address	Value	
FFFF FFEC		
FFFF FFF0		
FFFF FFF4	48	
FFFF FFF8	24	
FFFF FFFC	0x0000C000	
Instruction: <u>80 POP {fp}, sp=0</u>		

Address	Value	
FFFF FFEC		
FFFF FFF0		
FFFF FFF4		
FFFF FFF8	24	
FFFF FFFC	0x0000C000	
Instruction: <u>52 PUSHGT {Ir}</u>		

Address	Value	
FFFF FFEC		
FFFF FFF0		
FFFF FFF4	48	
FFFF FFF8	24	
FFFF FFFC	0x0000C000	
Instruction: <u>96 PUSH {r7}</u>		

Address	Value	
FFFF FFEC		
FFFF FFF0		
FFFF FFF4	48	
FFFF FFF8	24	
FFFF FFFC	0x0000C000	
Instruction: <u>80 POP {fp},sp = 0</u>		

Address	Value		
FFFF FFEC			
FFFF FFF0			
FFFF FFF4			
FFFF FFF8			
FFFF FFFC			
Instruction:			

Address	Value	
FFFF FFEC		
FFFF FFF0		
FFFF FFF4	3	
FFFF FFF8	24	
FFFF FFFC	0x0000C000	
Instruction: 56 PUSHGT {r0}		

Address	Value				
FFFF FFEC					
FFFF FFF0					
FFFF FFF4	48				
FFFF FFF8	24				
FFFF FFFC	0x0000C000				
Instruction: <u>64 POPGT {r1}</u>					

Address	Value			
FFFF FFEC				
FFFF FFF0				
FFFF FFF4	48			
FFFF FFF8	24			
FFFF FFFC	0x0000C000			
Instruction: 44 PUSH {fp}				

Address	Value
FFFF FFEC	
FFFF FFF0	
FFFF FFF4	
FFFF FFF8	
FFFF FFFC	
Instruction:	

Shading indicates value of sp, except where sp = 0 which is noted.

A = P A = Q A = P + 1 A = Q + 1A = P - 1A = 0 - 1A = P + OA = P - Q

(20 points) For the architecture shown, write the sequence of signals and control actions 8. necessary to execute the instruction STR D0, [P, D1], that adds the contents of the memory location pointed at by the contents of memory location P plus the contents of register D1 and uses that as the effective address to store the contents of D0.

		E <sub>2</sub>	E.	Ea	Operation
		0	0	0	Copy P to bus A
Abus	Phue	0	0	1	Copy Q to bus A
Abus	Gues	0	1	0	Copy P + 1 to bus A
	Read	0	1	1	Copy O + 1 to bus A
	Write	1	ō	ō	Copy P - 1 to bus A
	Main store E	1	0	1	Copy O - 1 to bus A
	G <sub>MSW</sub> Main store MSR The mer	î	1	ô	Copy bus P + O to bus A
	Data in a read w	1	1	1	Copy bus P + Q to bus A
	Address and a wi	-	-	-	
	Ener				
	MAR				
	L E <sub>MBR</sub>				
	Opc Gpc				
	PC				
	C <sub>nn</sub>				
	ED0				
	Cau 🖚 📃 🔊 Gau				
	L 'E <sub>D1</sub>				
	G <sub>L1</sub>				
	<b>+</b>				
	ALU P Latch 1				
	F (P,Q)				
	Function select Q Latch 2				
	C.,				
	F. F. F.				
1	12 11 10				

Cycle	Concrete RTL	Signals
1	Latch 1 $\leftarrow$ IR	E <sub>IR</sub> , C <sub>L1</sub>
2	MAR $\leftarrow$ Latch 1	$\mathbf{F} = 000$ , $C_{MAR}$
3	Latch 1 $\leftarrow$ M[MAR]	READ, E <sub>MSR</sub> , C <sub>L1</sub>
4	Latch 2 ← D1	E <sub>D1</sub> , C <sub>L2</sub>
5	$MAR \leftarrow Latch 1 + Latch 2$	$F = 110$ , $C_{MAR}$
6	Latch 1 $\leftarrow$ D0	E <sub>D0</sub> , C <sub>L1</sub>
7	$M[MAR] \leftarrow Latch 1$	$F = 000, E_{MSW}, WRITE$
8		
9		
10		

- 9. (10 points) A processor executes an instruction in the following six stages. The time required by each stage in picoseconds (1,000 ps = 1 ns) is given for each stage.
  - IFInstruction fetch320 psIDInstruction decode200 ps

OF	Operand fetch	280 ps
OE	Execute	350 ps
Μ	Memory access	500 ps
OS	Operand store (writeback)	220 ps

- a. What is the time to execute an instruction if the processor is not pipelined? Time = (320 + 200 + 280 + 350 + 500 + 220) ps = 1870 ps = 1.87 ns
- b. What is the time taken to fully execute an instruction assuming that this structure is pipelined in six stages and that there is an additional 15 ps per stage due to the pipeline latches?
   Time =- Number of stages x (Longest Stage Time + Latch Time) = 6 x (500 ps + 15 ps) = 3090 ps = 3.09 ns
- c. Once the pipeline is full, what is the average instruction execution time?
   Time = Longest Stage Time + Latch Time = 515 ps
- d. Suppose that 30% of instructions are branch instructions that are taken and cause a 4-cycle penalty, what is the effective instruction execute time?
  0.7 \* 515 ps + 0.3\*515ps (1 + 4) = 360.5 ps + 772.5 ps = 1133 ps = 1.133 ns
- 10. (15 points) A RISC processor executes the following code. There are data dependencies but no internal forwarding. A source operand cannot be used until it has been written.

			_
ADD	r0,	r1,	r2
ADD	r3,	r6,	r4
ADD	r5,	r3,	r0
ADD	r7,	r0,	r8
ADD	r9,	r6,	r9
ADD	r0,	r3,	r5

a. Assuming a four-stage pipeline (fetch (IF), operand fetch (OF), execute (E), and result write(W)), what registers are being read during the eighth clock cycle and what register is being written?

## Reading r6 and r9, Writing r5

**b.** How long will it take to execute the entire sequence? **11 cycles** 

Cycle				1	2	3	4	5	6	7	8	9	10	11
ADD	r0,	r1,	r2	IF	OF	Е	W							
ADD	r3,	r6,	r4		IF	OF	Е	W						
ADD	r5,	r3,	r0			IF	OF	OF	OF	Е	W			
ADD	r7,	r0,	r8				IF	IF	IF	OF	Е	W		
ADD	r9,	r6,	r9							IF	OF	Е	W	
ADD	r0,	r3,	r5								IF	OF	Е	W