## The University of Alabama in Huntsville Electrical and Computer Engineering Department CPE 221 01 Final Exam April 30, 2019

Name:	

This test is closed book, closed notes. You may use a calculator. You should have the ARM reference packet. You must show your work to receive full credit. Before you begin, please make sure that you have all ten pages of the exam.

1.	(1 point) A 1 address instruction has a register, called theto hold one operand
	and the result
2.	(1 point) A is used to control what is allowed to drive a bus.
3.	(1 point) requires refreshing.
1.	(1 point) The principle of locality states that items close to items
	recently accessed will be accessed soon.
5.	(1 point) (True or False)A fully associative cache has one set.
5.	(4 points) In an ARM computer, r2 contains a value of -4263 in decimal. What is the binary value of r1 after this instruction is executed?
	DOD 1 0 1110

ROR r1, r2, #13

_	/ 4	AATI - L. C. Clark L. C. C. C.		aller transfer alter a	
/.	(4 points)	What is the binar	v value of r2 after	this instruction	is executed:

MVN r2, #6284


8. (3 points) In an ARM computer, r2 contains a value of -4263 in decimal while r3 contains a value of 6284 in decimal. What is the binary value of r1 after this instruction is executed?

BIC r1, r2, r3

9.	•		a) (9 points) What are the values of the following registers when the program loop" for the sixth time? Answer in decimal.
	r3:		r4 r5:
			What values are written by the 56 STR r3, neg and 60 STR r4, pos
	inst	ructions?	Answer in decimal.
	56	STR r	3, neg 60 STR r4, pos
		AREA ENTRY	COUNT_NEG_POS, CODE, READONLY
0		ADR	r10, nums
4		LDR	rl, size
8		LDR	r2, i
12		LDR	r3, =0
16		MOV	r4, #0
20	loop	CMP	r2, r1
24		BPL	store
28		ADD	r5, r10, r2, LSL #2
32		LDR	r5, [r5]
36		ADD	r2, r2, #1
40		CMP	r5, #0
44			r4, r4, #1
48		ADDMI	r3, r3, #1
52		В	loop
	store	STR	r3, neg
60		STR	r4, pos
	done	В	done
	size	DCD	10
	neg	SPACE	4
80	pos	SPACE	4
	nums	DCD DCD	0 5, -3, 22, 2, 4, 137, -100, -13, -5, 0
04	Hums	עטע	J, -J, ZZ, Z, 4, 1J/, -100, -1J, -J, 0

DCD END 10. (15 points) For the architecture shown, except that the ALU has 8 possible operations, write the concrete RTL and the sequence of signals and control actions necessary to execute the instruction SSUB P, R1, R0, that stores R0 - R1 in the memory location pointed to by P. Assume that P is stored in IR. Use as few cycles as possible.

Abstract RTL: M[P] ← R0 - R1



$F_1$	F <sub>0</sub>	Operation
0	0	A = B'
0	1	A = B
1	0	A = B + C
1	1	A = B + 1

Cycle	Concrete RTL	Signals
1		
2		
3		
4		
5		
6		
7		
8		

11. (10 points) A certain memory system has a 4 GB main memory and a 64 MB cache. Blocks are 16 words and each word is 32 bits. Show the fields in a memory address if the cache is 4-way set associative. This memory system is byte addressable.

12. (6 points) If you want to build a 2<sup>48</sup> word, 256-bits-per-word memory and the only parts you have available to you are static RAM chips that contain 2<sup>18</sup> 8 bit words each. (a) (2 points) How many rows are required? (b) (2 points) How many chips in all?

13. (20 points) Complete the ARM assembly language program below so that it implements the following C++ statements and stores the correct values in pal and loc.

```
;
       This program determines whether the elements in an array
       are the same forwards as backwards. If they are not, the first
;
       location at which a difference is found is stored in loc.
       const int size = 10;
       int x[size] = \{100, 3, -1, 2, 4, 4, 2, -1, 3, 100\};
      int pal;
;
       int i;
;
      int first;
;
      pal = 1;
      first = 1;
;
      loc = 10;
      for (i = 0; i < size; i++)
         if (x[i] != x[size - i - 1])
            pal = 0;
            if (first == 1)
              loc = i;
              first = 0;
         }
;
```

AREA PROB\_13, CODE, READONLY

```
ENTRY
                r3, size
r4, i
          LDR
          LDR
done B done
x DCD {100, 3, -1, 2, 4, 4, 2, -1, 3, 100
loc SPACE 4
pal SPACE 4
        DCD
                  0
first DCD 1
size DCD 10
        END
```

14. (20 points) Consider the following ARM program. Trace the stack activity, including all changes to the stack pointer, the frame pointer and to the contents of the stack. Clearly indicate the value of the sp and the fp. Include any instruction that changes the sp, the fp or the contents of the stack.

```
int main ()
 int base5power1;
     base5power1 = Power(5, 1);
int Power(int number, // Base number
        int n) // Power to raise base to
 int result = 1;
                  // Holds intermediate powers of x
 while (n > 0)
   result = result * number;
 return result;
}
       AREA POWER STACK, CODE, READONLY
                                   ; (0)
main
       mov
               sp, #0
       sub
              sp, sp, #4
                                   ; (4)
              fp, sp, #0
                                   ; (8)
       add
              r1, #1
       movs
                                   ; (12)
              r0, #5
                                   ; (16)
       movs
       bl
                                   ; (20)
               Power
                                   ; (24)
       str
              r0, [fp]
                                   ; (28)
              fp, fp, #4
       adds
                                   ; (32)
       mov
               sp, fp
                                    ; (36)
done
      В
               done
Power push
                                    ; (40)
               {fp}
              sp, sp, #20
                                   ; (44)
       sub
                                    ; (48)
       add
              fp, sp, #0
                                   ; (52)
       str
              r0, [fp, #4]
              r1, [fp]
                                   ; (56)
       str
       movs
              r3, #1
                                   ; (60)
       str
              r3, [fp, #12]
                                   ; (64)
       b
              L4
                                   ; (68)
                                   ; (72)
T.5
       ldr
              r3, [fp, #12]
                                   ; (76)
       ldr
              r2, [fp, #4]
                                   ; (80)
       mul
               r3, r2, r3
                                   ; (84)
       str
               r3, [fp, #12]
                                   ; (88)
       ldr
               r3, [fp]
                                   ; (92)
       subs
               r3, r3, #1
                                   ; (96)
               r3, [fp]
       str
                                    ; (100)
               r3, [fp]
L4
       ldr
              r3, #0
                                   ; (104)
       cmp
                                    ; (108)
       bgt
              L5
              r3, [fp, #12]
       ldr
                                   ; (112)
              r0, r3
                                   ; (116)
       mov
       adds
              fp, fp, #20
                                   ; (120)
                                   ; (124)
       mov
              sp, fp
               fp, [sp], #4
       ldr
                                   ; (128)
       hx
               1r
                                    ; (132)
       END
```

Address	Value
FFFF FFE4	
FFFF FFE8	
FFFF FFEC	
FFFF FFF0	
FFFF FFF4	
FFFF FFF8	
FFFF FFFC	

Instruction:

Address	Value
FFFF FFE4	
FFFF FFE8	
FFFF FFEC	
FFFF FFFO	
FFFF FFF4	
FFFF FFF8	
FFFF FFFC	

Instruction:

Address	Value
FFFF FFE4	
FFFF FFE8	
FFFF FFEC	
FFFF FFF0	
FFFF FFF4	
FFFF FFF8	
FFFF FFFC	

Instruction:

Address	Value
FFFF FFE4	
FFFF FFE8	
FFFF FFEC	
FFFF FFF0	
FFFF FFF4	
FFFF FFF8	
FFFF FFFC	

Instruction:

Address	Value
FFFF FFE4	
FFFF FFE8	
FFFF FFEC	
FFFF FFF0	
FFFF FFF4	
FFFF FFF8	
FFFF FFFC	

Instruction:

Address	Value
FFFF FFE4	
FFFF FFE8	
FFFF FFEC	
FFFF FFF0	
FFFF FFF4	
FFFF FFF8	
FFFF FFFC	

Instruction:

Address	Value
FFFF FFE4	
FFFF FFE8	
FFFF FFEC	
FFFF FFFO	
FFFF FFF4	
FFFF FFF8	
FFFF FFFC	

Instruction:

Address	Value
FFFF FFE4	
FFFF FFE8	
FFFF FFEC	
FFFF FFF0	
FFFF FFF4	
FFFF FFF8	
FFFF FFFC	

Instruction:

Address	Value
FFFF FFE4	
FFFF FFE8	
FFFF FFEC	
FFFF FFFO	
FFFF FFF4	
FFFF FFF8	
FFFF FFFC	

Instruction:

Address	Value
FFFF FFE4	
FFFF FFE8	
FFFF FFEC	
FFFF FFFO	
FFFF FFF4	
FFFF FFF8	
FFFF FFFC	

Instruction:

Address	Value
FFFF FFE4	
FFFF FFE8	
FFFF FFEC	
FFFF FFF0	
FFFF FFF4	
FFFF FFF8	
FFFF FFFC	

Instruction:

Address	Value
FFFF FFE4	
FFFF FFE8	
FFFF FFEC	
FFFF FFF0	
FFFF FFF4	
FFFF FFF8	
FFFF FFFC	

Instruction:

Address	Value
FFFF FFE4	
FFFF FFE8	
FFFF FFEC	
FFFF FFFO	
FFFF FFF4	
FFFF FFF8	
FFFF FFFC	

Address	Value
FFFF FFE4	
FFFF FFE8	
FFFF FFEC	
FFFF FFF0	
FFFF FFF4	
FFFF FFF8	
FFFF FFFC	

Address	Value	
FFFF FFE4		
FFFF FFE8		
FFFF FFEC		
FFFF FFFO		
FFFF FFF4		
FFFF FFF8		
FFFF FFFC		

Instruction:

Address	Value
FFFF FFE4	
FFFF FFE8	
FFFF FFEC	
FFFF FFFO	
FFFF FFF4	
FFFF FFF8	
FFFF FFFC	

Instruction:

Address	Value
FFFF FFE4	
FFFF FFE8	
FFFF FFEC	
FFFF FFFO	
FFFF FFF4	
FFFF FFF8	
FFFF FFFC	
Instruction:	

Instruction:

Address	Value
FFFF FFE4	
FFFF FFE8	
FFFF FFEC	
FFFF FFF0	
FFFF FFF4	
FFFF FFF8	
FFFF FFFC	

Instruction:

Instruction: