The University of Alabama in Huntsville Electrical and Computer Engineering Department CPE 221 01 Test 2 April 4, 2019

This test is closed book, closed notes. You may use a calculator. You should have the 6 page ARM Instruction Reference. Please check to make sure you have all 5 pages of the test. You must show your work to receive full credit.

Name: _____

- 1. (1 point) ______ RTL describes what can be done in a single clock cycle.
- 2. (1 point) A ______ represents the organization of the computer in terms of registers, functional units, and buses.
- 3. (1 point) Microprogrammed control is the alternative to ______ control.
- 4. (1 point) True/False _____ The amount of time it takes to execute a single instruction will decrease as a result of pipelining.
- (1 point) The ______ of a variable defines the range of its visibility or accessibility within a program.
- 6. (10 points) A processor executes an instruction in the following eight stages. The time required by each stage in picoseconds (1,000 ps = 1 ns) is:

F	Fetch	180 ps
D	Decode	200 ps
0	Register Read Operands	120 ps
E1	Execute 1	220 ps
E2	Execute 2	220 ps
MR	Memory Read	400 ps
MW	Memory Write	400 ps
WB	Result Writeback to Register	120 ps

- a. (5 points) What is the time taken to fully execute an instruction assuming that this structure is pipelined in eight stages and that there is an additional 15 ps per stage due to the pipeline latches?
- b. (5 points) What is the time to execute an instruction if the processor is not pipelined?


7. (20 points) Write the code to implement the expression A = (B - C/D)/(E + FG) on 3-, 2-, 1-, and 0-address machines. Do not rearrange the expression. In accordance with programming language practice, computing the expression should not change the values of its operands. When using a 0-address machine, the order used is SOS op TOS, where SOS is second on stack and TOS is top of stack.

```
8. (20 points) Complete the ARM assembly language program below so that it implements the following C++ statements.
```

```
;
       This program adds two arrays, element by element into a third
;
       array. It also writes a 0 into an array called sign if the sum
;
       sum is negative and a 1 into the array called sign if the sum
;
       is positive.
;
;
       const int size = 10;
;
       int x[size] = \{100, 3, -1, 2, 4, 4, 2, -1, 3, 100\};
;
       int y[size] = {-53, 247, 95, -7, 481, 91, -33, 1500, 29, -83};
;
       int z[size];
;
       int sign[size];
;
;
       int i;
       for (i = 0; i < size; i++)
;
;
       {
;
         z[i] = x[i] + y[i];
         if (z[i] < 0)
;
           sign[i] = 0;
;
         else
;
           sign[i] = 1;
;
       }
;
```

done x y z sign	DCD SPACE	done 200, 3, -1, 2, 4, 4, 2, -1, 3, 100 -53, 247, 95, -7, 481, 91, -33, -1500, 29, -83 40 40	3
sıgn i	SPACE DCD	0	
size	DCD END	10	

9. (20 points) For the architecture shown, write the sequence of signals and control actions necessary to execute the instruction STRI (P), R0, R1, that stores the sum of R0 and R1 in the memory location pointed to by the contents of the memory location P. Assume that the address P is in the instruction register IR. The actions of this instruction are described by the abstract $RTL M[M[P]] \leftarrow R0 + R1$.



F_1	F ₀	Operation							
0	0	A = B'							
0	1	A = B							
1	0	A = B + C							
1	1	A = B + 1							

Cycle	Concrete RTL	Signals
1		
2		
3		
4		
5		
6		
7		
8		

· ·	,	
necessary	to implement the fetch cycle.	
Cycle	Concrete RTL	Signals
1		
2		
3		
4		

10. (10 points) For the figure of Problem 9, write the sequence of signals and control actions

11. (15 points) A RISC processor executes the following code. There are data dependencies but no internal forwarding. A source operand cannot be used until it has been written. Assume that the first instruction begins executing in the first cycle.

a. (6 points)) Assuming a four-stage pipeline (fetch (IF), operand fetch (OF), execute (E), operand write (W)), what registers are being read during the eighth clock cycle and what register is being written?

	1	2	3	4	5	6	7	8	9	10	11
MUL r0, r1, r2											
ADD r3, r1, r0											
LDR r1, [r2]											
ADD r5, r3, r6											
ADD r6, r0, r7											
STR r3, [r1]											

b. (9 points) Assuming a six-stage pipeline: fetch (F), register read (O), execute (E), memory read (MR), memory write (MW), register write (WB), how long will it take to execute the entire sequence?

	1	2	3	4	5	6	7	8	9	10	11
MUL r0, r1, r2											
ADD r3, r1, r0											
LDR r1, [r2]											
ADD r5, r3, r6											
ADD r6, r0, r7											
STR r3, [r1]											

	12	13	14	15	16	17	18	19	20	21	22
MUL r0, r1, r2											
ADD r3, r1, r0											
LDR r1, [r2]											
ADD r5, r3, r6											
ADD r6, r0, r7											
STR r3, [r1]											