The University of Alabama in Huntsville Electrical & Computer Engineering Department CPE/EE 421/521 01 Homework #1 Due November 22, 2004

Name: \_

1. (30 points) Microcontroller system is using 8MHz crystal connected to XIN input and 3V power supply.



PARAMETER	TEST CONDITIONS		MIN	NOM	MAX	UNIT
frages	R <sub>sel</sub> = 0, DCO = 3, MOD = 0, DCOR = 0, T <sub>A</sub> = 25°C	V <sub>CC</sub> = 2.2 V	0.08	0.12	0.15	
(DCO03)		V <sub>CC</sub> = 3 V	0.08	0.13	0.16	IVITIZ
financia	R <sub>sel</sub> = 1, DCO = 3, MOD = 0, DCOR = 0, T <sub>A</sub> = 25°C	V <sub>CC</sub> = 2.2 V	0.14	0.19	0.23	
(DCO13)		V <sub>CC</sub> = 3 V	0.14	0.18	0.22	IVITIZ
finance	R <sub>sel</sub> = 2, DCO = 3, MOD = 0, DCOR = 0, T <sub>A</sub> = 25°C	V <sub>CC</sub> = 2.2 V	0.22	0.30	0.36	
'(DCO23)		V <sub>CC</sub> = 3 V	0.22	0.28	0.34	MITZ
f=	R <sub>Sel</sub> = 3, DCO = 3, MOD = 0, DCOR = 0, T <sub>A</sub> = 25°C	V <sub>CC</sub> = 2.2 V	0.37	0.49	0.59	
'(DCO33)		V <sub>CC</sub> = 3 V	0.37	0.47	0.56	MITZ
frage (a)	R <sub>sel</sub> = 4, DCO = 3, MOD = 0, DCOR = 0, T <sub>A</sub> = 25°C	V <sub>CC</sub> = 2.2 V	0.61	0.77	0.93	MUZ
(DCO43)		V <sub>CC</sub> = 3 V	0.61	0.75	0.90	IVITIZ

BCSCTL1:	XT2Off	XTS	DIVA.1	DIVA.0	XT5V	Rsel2	Rsel1	Rsel0
BCSCTL2:	SELM.1	SELM.0	DIVM.1	DIVM.0	SELS	DIVS.1	DIVS.0	DCOR
DCOCTL:	DCO.2	DCO.1	DCO.0	MOD.4	MOD.3	MOD.2	MOD.1	MOD.0

Set the following modes of operation:

a) (15 points) DC generated MCLK to 750 KHz, SMCLK to 93.75 KHz.

BCSCTL1: 0x=								
	XT2Off	XTS	DIVA.1	DIVA.0	XT5V	Rsel2	Rsel1	Rsel0
BCSCTL2: 0x=								
	SELM.1	SELM.0	DIVM.1	DIVM.0	SELS	DIVS.1	DIVS.0	DCOR
DCOCTL: 0x=								
	DCO.2	DCO.1	DCO.0	MOD.4	MOD.3	MOD.2	MOD.1	MOD.0
b) (15 points) process	sor clock to 8	8MHz, AC	LK to 4MH	Z.				
b) (15 points) process BCSCTL1: 0x=	sor clock to 8	3MHz, AC	LK to 4MH:	Z.				
b) (15 points) process BCSCTL1: 0x=	sor clock to 8 XT2Off	3MHz, AC	LK to 4MH: DIVA.1	z. DIVA.0	XT5V	Rsel2	Rsel1	Rsel0
b) (15 points) process BCSCTL1: 0x= BCSCTL2: 0x=	sor clock to 8 XT2Off	3MHz, AC	LK to 4MH: DIVA.1	z. DIVA.0	XT5V	Rsel2	Rsel1	Rsel0
b) (15 points) process BCSCTL1: 0x= BCSCTL2: 0x=	sor clock to 8 XT2Off SELM.1	3MHz, AC XTS SELM.0	LK to 4MH: DIVA.1 DIVM.1	z. DIVA.0 DIVM.0	XT5V SELS	Rsel2 DIVS.1	Rsel1 DIVS.0	Rsel0 DCOR
b) (15 points) process BCSCTL1: $0x = \begin{bmatrix} \\ BCSCTL2: 0x \end{bmatrix} = \begin{bmatrix} \\ DCOCTL2: 0x \end{bmatrix} = \begin{bmatrix} \\ 0x \end{bmatrix}$	sor clock to 8 XT2Off SELM.1	3MHz, AC	LK to 4MH: DIVA.1 DIVM.1	z. DIVA.0 DIVM.0	XT5V SELS	Rsel2 DIVS.1	Rsel1 DIVS.0	Rsel0 DCOR

## NOTE:

- XT5V bit should be 0.
- DCOR: use internal Rosc
- For all DIV fields:

DIV field value	0	1	2	3
Divided by:	1	2	4	8

## 2. (15 points)

a) (5 points) What is the state (High/Low) of 68K signal lines for the following operations?

Operation	Word read	Byte read, Even address	Byte write, Odd address
AS*			
R/W*			
UDS*			
LDS*			

b) (5 points) Describe the 68000's read cycle explaining the actions that take place and the relationship between them. Give the simplified timing diagram.

c) (5 points) Describe the 68000's read cycle explaining the actions that take place and the relationship between them. Give the simplified timing diagram.

3. (55 points) Design a microcomputer system with a MC68000 microprocessor that features

1) 256KB of supervisor program memory residing at the address \$04000 using 32K×8 EPROMs modules

2) 64KB of supervisor data memory using 4K×8bit static RAM modules, and

3) 128KB of user program and data memory using 32K×8bit static RAM modules.

All three memories reside in consecutive address windows. Design necessary logic to generate:

- Address decoding signals (CS\*)
- Control signals (WE\*, OE\*)