Department of Electrical and Computer Engineering University of Alabama in Huntsville

EE/CPE 421/521 – Microcomputers Test II

Instructor: Dr. Aleksandar Milenkovic

Date: April 01, 2004

Place:EB 240

Time: 5:30 PM - 6:50 PM

Note: Work should be performed systematically and neatly. This exam is closed books and closed neighbour(s). Allowable items include exam, pencils, straight edge, calculator, and materials distributed by the instructor. Best wishes.

Question	Points	Score
1	35	
2	50	
3	20	
Sum	105	

Please print in capitals:

Last name:_____ First name: _____ **1.** (**35 points**) Microcontroller system is using 32KHz crystal connected to LFXT1 Oscillator, 8MHz crystal connected to XT2 Oscillator, and 3V power supply. See **Appendix** (**pages 7-11**) for necessary information.



Set the following modes of operation (If the bit can be either 0 or 1, put X):

a) (10 points) processor clock (MCLK) to 8MHz, ACLK to 8KHz, SMCLK to 750 KHz.

BCSCTL1:								
	XT2Off	XTS	DIVA.1	DIVA.0	XT5V	Rsel2	Rsel1	Rsel0
BCSCTL2:								
	SELM.1	SELM.0	DIVM.1	DIVM.0	SELS	DIVS.1	DIVS.0	DCOR
DCOCTL:								
	DCO.2	DCO.1	DCO.0	MOD.4	MOD.3	MOD.2	MOD.1	MOD.0
b) (10 points) p	rocessor cloc	k to 840KH	z, SMCLK	to 420KHz	, and ACLK	K to 32KHz.		
BCSCTL1:								
	XT2Off	XTS	DIVA.1	DIVA.0	XT5V	Rsel2	Rsel1	Rsel0
BCSCTL2:								
	SELM.1	SELM.0	DIVM.1	DIVM.0	SELS	DIVS.1	DIVS.0	DCOR
DCOCTI		-						· · · · · · · · · · · · · · · · · · ·
DCOCIL.								

c) (15 points) What should be the value of MOD if MCLK needs to be set to **1.5MHz** for the system that doesn't use external oscillators (uses only DCO)? Give values for Rsel, DCO, and MOD. Show how you came up with the result. [*Hint*: use the formula $T=((32-MOD)*T_{DCO} + MOD*T_{DCO+1})/32$]

2. (**50 points**) Using given memory components, design a memory subsystem for an MC68000-based microcomputer system with following characteristics:

- a. 64 KB of supervisor program memory (EPROM) residing at address \$00 0000
- b. 32 KB of supervisor data memory (RAM) residing in the consecutive address window, and

LS138 Q0

Q1

Q2 Q3

Q4

Q5

Q6 Q7

A B

с

E1

E2

E3

c. 64 KB of user program/data memory (RAM) beginning at the address \$28 0000.

Use LS138 decoder(s) (3 to 8) plus any other logic gates for address decoding, and generate

- Address decoding signals (CS*)
- Control signals (WE*, OE*)

Use FC0-FC2 signals to make sure that memory is properly accessed.

Function Code Output			
FC2	FC1	FC0	Processor Cycle Type
0	0	0	Undefined, reserved
0	0	1	User data
0	1	0	User program
0	1	1	Undefined, reserved
1	0	0	Undefined, reserved
1	0	1	Supervisor data
1	1	0	Supervisor program
1	1	1	CPU space (interrupt acknowledge)



- **3.** (**20 points**) Microcontroller system operates with system frequency of 100 Hz (repeat the following sequence: a/d conversion, process data, real-time clock, idle). What is the expected system operation time if the system is supplied with 720mAh capacity battery? Power consumption of different components is:
 - Analog interface circuit 2 mA, cycle operation time 100 µs.
 - Microcontroller in active mode 400 µA, cycle processing time:
 - 40 µs with probability 20%
 - 80 µs with probability 50%
 - 120 µs with probability 30%
 - Microcontroller in idle mode $1.6 \mu A$.
 - Real Time Clock 350 μ A, cycle operation time 100 μ s.
 - LCD display 20 µA, always active.

PARAMETER	TEST CONDITIONS		MIN	NOM	MAX	UNIT
fragenes	R _{sel} = 0, DCO = 3, MOD = 0, DCOR = 0, T _A = 25°C	V _{CC} = 2.2 V	0.08	0.12	0.15	MU7
(DCO03)		V _{CC} = 3 V	0.08	0.13	0.16	IVITZ
fractor	R _{Sel} = 1, DCO = 3, MOD = 0, DCOR = 0, T _A = 25°C	V _{CC} = 2.2 V	0.14	0.19	0.23	MU7
(DCO13)		V _{CC} = 3 V	0.14	0.18	0.22	IVITIZ
f	R _{sel} = 2, DCO = 3, MOD = 0, DCOR = 0, T _A = 25°C	V _{CC} = 2.2 V	0.22	0.30	0.36	MHz
(DCO23)		V _{CC} = 3 V	0.22	0.28	0.34	IVITIZ
function	R _{sel} = 3, DCO = 3, MOD = 0, DCOR = 0, T _A = 25°C	V _{CC} = 2.2 V	0.37	0.49	0.59	MU7
(DCO33)		V _{CC} = 3 V	0.37	0.47	0.56	IVITIZ
function	R _{sel} = 4, DCO = 3, MOD = 0, DCOR = 0, T _A = 25°C	V _{CC} = 2.2 V	0.61	0.77	0.93	MU-7
(DCO43)		0.61	0.75	0.90	IVITIZ	
f	R _{sel} = 5, DCO = 3, MOD = 0, DCOR = 0, T _A = 25°C	V _{CC} = 2.2 V	1	1.2	1.5	MUZ
(DCO53)		V _{CC} = 3 V	1	1.3	1.5	IVITIZ.
frages	R _{sel} = 6, DCO = 3, MOD = 0, DCOR = 0, T _A = 25°C	V _{CC} = 2.2 V	1.6	1.9	2.2	M⊔z
(DCO63)		1.69	2.0	2.29	IVINZ	
funciona	R _{sel} = 7, DCO = 3, MOD = 0, DCOR = 0, T _A = 25°C	V _{CC} = 2.2 V	2.4	2.9	3.4	MU-7
(DCO73)		V _{CC} = 3 V	2.7	3.2	3.65	IVITIZ
^f (DCO47)	R_{sel} = 4, DCO = 7, MOD = 0, DCOR = 0, T_A = 25°C	V _{CC} = 2.2 V/3 V	fDCO40 × 1.7	^f DCO40 ×2.1	fDCO40 × 2.5	MHz
funcionaria	$P_{1} = 7 P_{1} P_{2} = 7 M_{0} P_{1} = 0 P_{1} P_{2} = 0 T_{1} = 25\%$	V _{CC} = 2.2 V	4	4.5	4.9	MU7
(DCO77)	$R_{Sel} = 7, BCO = 7, MOD = 0, BCOR = 0, TA = 25°C$	4.4	4.9	5.4	IVINZ	
S(Rsel)	S _R = f _{Rsel+1} / f _{Rsel}	V _{CC} = 2.2 V/3 V	1.35	1.65	2	
S(DCO)	SDCO = fDCO+1 / fDCO	V _{CC} = 2.2 V/3 V	1.07	1.12	1.16	
D.	Temperature drift, R _{sel} = 4, DCO = 3, MOD = 0	V _{CC} = 2.2 V	-0.31	-0.36	-0.40	N RC
Dt	(see Note 30)	V _{CC} = 3 V	-0.33	-0.38	-0.43	%/°C
DV	Drift with V_{CC} variation, $R_{sel} = 4$, DCO = 3, MOD = 0 (see Note 30)	V _{CC} = 2.2 V/3 V	0	5	10	%N

Appendix



P2.5



7.5 Basic Clock Module Control Registers

The Basic Clock Module is configured using control registers DCOCTL, BCSCTL1, and BCSCTL2, and four bits from the CPU status register: SCG1, SCG0, OscOff, and CPUOFF. User software can modify these control registers from their default condition at any time. The Basic Clock Module control registers are located in the byte-wide peripheral map and should be accessed with byte (.B) instructions.

Register	Short Form	Register Type	Address	Initial State
DCO control register	DCOCTL	Read/write	056h	060h
Basic clock system control 1	BCSCTL1	Read/write	057h	084h
Basic clock system control 1	BCSCTL2	Read/write	058h	reset

7.5.1 Digitally-Controlled Oscillator (DCO) Clock-Frequency Control

DCOCTL is loaded with a value of 060h with a valid PUC condition.

	7							0
DCOCTL	DCO 2	DCO 1	DC O O		MOD 3	MOD 2	MOD 1	
056h	000.2	000.1	000.0	MOD.4	MOD.0	1000.2	MOD.1	MOD.0
	rw–0	rw–1	rw–1	rw–0	rw–0	rw–0	rw–0	rw–0

- MOD.0.. MOD.4: The MOD constant defines how often the discrete frequency f_{DCO+1} is used within a period of 32 DCOCLK cycles. During the remaining clock cycles (32–MOD) the discrete frequency f_{DCO} is used. When the DCO constant is set to seven, no modulation is possible since the highest feasible frequency has then been selected.
- DCO.0.. DCO.2: The DCO constant defines which one of the eight discrete frequencies is selected. The frequency is defined by the current injected into the dc generator.

7.5.2 Oscillator and Clock Control Register

	7							0	
BCSCTL1 057h	XT2Off	XTS	DIVA.1	DIVA.0	XT5V	Rsel.2	Rsel.1	Rsel.0	
	rw–(1)	rw–(0)	rw–(0)	rw–(0)	rw–0	rw–1	rw–0	rw–0	
Bit0 to Bit/ Rsel.0 to F	2: T Rsel.2 T T	he inte he val he low	ernal resi ue of the /est nomi	istor is s resisto nal frequ	electe r define uency i	d in eig es the n sselect	ht differ Iominal Ied by s	rent step frequen etting Rs	is. icy. sel=0.
Bit3, XT5\	/: XT5	V sho	uld alway	/s be re:	set.				
Bit4 to Bit Di Di Di Di	5: The IVA = 0: IVA = 1: : IVA = 2: - IVA = 3: -	selec 1 2 4 8	ted sourc	te for AC	CLK is	divided	by:		
Bit6, XTS: cry: XT: XT:	The l stalorwit S = 0: S = 1:	FXT1 th a hi The The	l oscillat gh-frequ low-frequ high-freq	or opera ency cry uency os uency o	ates w /stal: scillato /scillato	ith a lo ris sele oris sel	ow-freq ected. ected.	uency c	lock
The oscillat	or selecti	ion mu	ust meet	the exte	rnal cr	ystal's (operatir	ng condi	tion.

BCSCTL1 is affected by a valid PUC or POR condition.

Bit7, XT2Off: The XT2 oscillator is switched on or off:

XT2Off = 0: the oscillator is on

XT2Off = 1: the oscillator is off if it is not used for MCLK or SMCLK.

BCSCTL2 is affected by a valid PUC or POR condition.

	7							0
BCSCTL2	SELM.1	SELM.0	DIVM.1	DIVM.0	SELS	DIVS.1	DIVS.0	DCOR
00011	rw–(0)	rw–(0)	rw–(0)	rw–(0)	rw–0	rw–0	rw–0	rw–0

- Bit0, DCOR: The DCOR bit selects the resistor for injecting current into the dc generator. Based on this current, the oscillator operates if activated.
 - DCOR = 0: Internal resistor on, the oscillator can operate. The failsafe mode is on.
 - DCOR = 1: Internal resistor off, the current must be injected externally if the DCO output drives any clock using the DCOCLK.
- Bit1, Bit2: The selected source for SMCLK is divided by:
- DIVS.1.. DIVS.0 DIVS = 0: 1 DIVS = 1: 2 DIVS = 2: 4 DIVS = 3: 8
- Bit3, SELS: Selects the source for generating SMCLK: SELS = 0: Use the DCOCLK SELS = 1: Use the XT2CLK signal (in three-oscillator systems) or LFXT1CLK signal (in two-oscillator systems)
- Bit4, Bit5: The selected source for MCLK is divided by:

DIVM.0.. DIVM.1 DIVM = 0:1 DIVM = 1:2 DIVM = 2:4 DIVM = 3:8

- Bit6, Bit7: Selects the source for generating MCLK:
- SELM.0 .. SELM.1 SELM = 0: Use the DCOCLK
 - SELM = 1: Use the DCOCLK
 - SELM = 2: Use the XT2CLK (x13x and x14x devices) or
 - Use the LFXT1CLK (x11xx and x12xx devices)
 - SELM = 3: Use the LFXT1CLK