The University of Alabama in Huntsville Electrical and Computer Engineering CPE/EE 422/522 Spring 2005 Homework #3 Solution

- 1.5 (20 points) (a) Find all the static hazards in the following network. For each hazard, specify the values of the input variables and which variable is changing when the hazard occurs. For one of the hazards, specify the order in which the gate outputs must change.
  - (b) Design a NAND-gate network that is free of static hazards to realize the same function.

(a) 
$$F = ((ab)'(a + c)' + (a' + d)')'$$
  
=  $ab + (a + c)(a' + d)$   
=  $ab + aa' + ad + ac' + cd$   
For zero hazards  
 $F = ab + (a + c)(a' + d)$  Using X + YZ = (X + Y)(X + Z), X = ab, Y = a+c, Z=a'+d  
=  $(ab + a + c)(ab + a' + d)$  Using X + YZ = (X + Y)(X + Z), X = a'+d, Y=a, Z=b  
=  $(a(b + 1) + c)(a' + d + a)(a' + d + b)$   
=  $(a + c) (a' + d + a)(a' + d + b)$ 



1-hazard bcd = 110, a changing 0-hazard bcd = 000, a changing

1.9 (15 points) A sequential network has one input (X) and two outputs (Z1 and Z2). An output Z1 =1 occurs every time the sequence 010 is completed provided that the sequence 100 has never ooccurred. An output Z2 =1 occurs every time the input sequence 100 is completed. Note that once a Z2=1 output has occurred, Z1 =1 can never occur, but *not* vice versa.
(a) Derive a Mealy state graph and table with a minimum number of states (8 states).

	N	IS	Z1Z2			
PS	$\mathbf{X} = 0$	X = 1	X = 0	X = 1		
<b>S</b> 0	<b>S</b> 1	<b>S</b> 3	00	00		
<b>S</b> 1	<b>S</b> 1	S2	00	00		
<b>S</b> 2	S4	<b>S</b> 3	10	00		
<b>S</b> 3	S4	S3	00	00		
<b>S</b> 4	S5	S2	01	00		
<b>S</b> 5	S5	S6	00	00		
<b>S</b> 6	<b>S</b> 7	S6	00	00		
<b>S</b> 7	S5	S6	01	00		

- 1.17 (15 points) Assume that CS (and also ) change 2 ns after the rising edge of the clock.
  - (a) Plot CK and Q on the timing diagram. A precise plot is not required; just show the relative times at which the signals change.
  - (b) If X changes at the falling edge of Clock, as shown, what is the maximum clock frequency?
  - (c) With respect to the rising edge of Clock, what is the earliest that X can change and still satisfy the hold-time requirement?



```
port (A, B : in bit_vector (3 downto 0); BIN : in bit;
        S: out bit_vector (3 downto 0); BOUT : out bit);
end SUB4;
```

2.2

```
architecture STRUCTURAL of SUB4 is
component FULL_SUB
  port (X, Y, BIN : in bit;
        SUM, BOUT : out bit);
end component;
for ALL : FULL_SUB use entity work.FULL_SUB(EQUATIONS);
signal BORROW : bit_vector (3 downto 1);
begin
  FS0 : FULL_SUB port map (A(0), B(0), BIN, S(0), BORROW(1));
  FS1 : FULL_SUB port map (A(1), B(1), BORROW(1), S(1), BORROW(2));
  FS2 : FULL_SUB port map (A(2), B(2), BORROW(1), S(2), BORROW(3));
  FS3 : FULL_SUB port map (A(3), B(3), BORROW(3), S(3), BOUT);
```

(20 points) Reduce the following state table to a mininum number of states using the implication technique.



So, state S2 is equivalent to S6 and States S1, S3, and S4 are all equivalent. The reduced state table is as follows:

Present State	Next State, X1X2				Output Z, X1X2			
	00	01	11	10	00	01	11	10
S1	<b>S</b> 2	<b>S</b> 5	<b>S</b> 1	<b>S</b> 1	0	1	1	0
S2	<b>S</b> 1	<b>S</b> 8	<b>S</b> 1	S5	1	0	1	1
S5	<b>S</b> 2	S5	<b>S</b> 1	<b>S</b> 7	1	1	0	0
<b>S</b> 7	<b>S</b> 1	<b>S</b> 2	<b>S</b> 1	<b>S</b> 5	1	0	1	1
S8	<b>S</b> 1	<b>S</b> 2	<b>S</b> 1	<b>S</b> 1	1	0	1	1