

**The University of Alabama in Huntsville**  
**ECE Department**  
**CPE 426 01**  
**Midterm Exam**  
**October 16, 2007**

Name: \_\_\_\_\_

1. (15 points) (a) ( 4 points) Create a VHDL entity named mux\_16\_to\_1 that represents a 16 to 1 multiplexor. (b) (11 points) Create a VHDL architecture representing a structural model of the 16 to 1 mux using as many mux\_4\_to\_1 muxes as are needed. You do not need to write an entity or an architecture for mux\_4\_to\_1. You may also assume that a component has already been declared and that no configuration statement is required.

2. (1 point) The synthesizable subset of VHDL is standard. (True/False) \_\_\_\_\_
3. (20 points). (a) (12 points) Write a VHDL function that will take two integer vectors, A and B, and find the dot product  $C = \sum a_i * b_i$ . The function call should be of the form DOT(A,B), where A and B are integer vector signals. Use attributes inside the function to determine the length and range of the vectors. Make no assumptions about the high and low values of the ranges. For example,  
A(3 downto 1) = (1,2,3), B(3 downto 1) = (4,5,6),  $C = 3*6 + 2*5 + 1*4 = 32$ .  
A(0 to 4) = (1,3,5,7,9), B(9 downto 5) = (2,4,6,8,10) =  $1*2 + 3*4 + 5*6 + 7*8 + 9*10 = 190$   
Output a warning if the ranges are not the same.
- (b)(8 points) Show an architecture that includes two calls to the function with the following properties. 1 - returns a value, 2 – triggers a warning message.

4. (1 point) All processes are executed at initialization. (True/False) \_\_\_\_\_
5. (1 point) A \_\_\_\_\_ is used when you have multiple return values.
6. (4 points) Translate the following statement to an if-then-else statement:

```
transmit <= signal_a when state = idle else  
    signal_b when state = incoming else  
    signal_c when state = outgoing else  
    signal_d;
```

7. (1 point) For every process, there is an equivalent concurrent statement. (True/False) \_\_\_\_\_
8. (4 points) (a) (2 points) Specify a CLASSIFICATION enumeration data type that spells out the various classifications for undergraduate students. (b) (2 points) Write a variable declaration MY\_CLASS that has a value equal to the rightmost element of the type.
9. (1 point) Multiple architectures can exist for a single entity. (True/False) \_\_\_\_\_
10. (1 point) Multiple Choice: \_\_\_\_\_ is the default delay in VHDL. (a) Inertial (b) Transport
11. (6 points) (a) (4 points) Write a declaration of an array that can be used to hold the student numbers of the students in this class. (b) (2 points) Initialize the first element of this array with your student number.

12. (20 points) Given the following VHDL, indicate all transactions and events. Give the values of A, B, C, D, E, and F each time a change occurs. Carry this out until no further change occurs.

```

entity prob is
  port (D : inout bit);
end prob;

architecture PROB of PROB is
  signal A, B, C, E, F : bit;
begin
  process
    A <= '1' after 5 ns,
        '0' after 12 ns;
    wait;
  end process;
  P1: process (A, C)
  begin
    B <= A after 2 ns;
    E <= C after 7 ns;
  end process P1;
  C <= transport A and B
    after 6 ns;
  P2: process (C, E)
  begin
    F <= C or E after 4 ns;
  end process P2;
  D <= A or B or C or F after 1 ns;
end PROB;

```

Time	A	B	C	D	E	F
0 ns	0	0	0	0	0	0
5 ns	1	0	0	0	0	0

Time   Event   Processes Triggered   Scheduled Transactions   Event?

13. (15 points) Design a priority encoder that is described by the following truth table. (d is for don't care)(a)(3 points) Write a VHDL entity. (b) (6 points) Use concurrent signal assignments to implement the architecture. (c) (6 points) Use sequential statements to implement the architecture. Include any necessary library references.

Inputs				Outputs		
D0	D1	D2	D3	x	y	v
0	0	0	0	Z	Z	0
1	0	0	0	0	0	1
d	1	0	0	0	1	1
d	d	1	0	1	0	1
d	d	d	1	1	1	1

14. (10 points) Draw the state diagram for the following state machine. Is it a Moore machine or a Mealy machine?

```
ENTITY state_machine IS
    PORT (sig_in : IN BIT; clk, rst : IN BIT;
          sig_out : OUT BIT);
END state_machine;

ARCHITECTURE state_machine OF state_machine IS
    TYPE state_type IS (a, b, c, d, e);
    SIGNAL current_state, next_state : state_type;
BEGIN
    PROCESS (sig_in, current_state)
    BEGIN
        sig_out <= '0';
        next_state <= c;
        CASE current_state
        WHEN a =>
            IF sig_in = '0' THEN
                next_state <= a;
                sig_out <= '1';
            ELSE
                next_state <= d;
                sig_out <= '1';
            END IF;
        WHEN b =>
            IF sig_in = '0' THEN
                next_state <= b;
            ELSE
                next_state <= c;
            END IF;
            sig_out <= '1';
        WHEN c =>
            IF sig_in = '1' THEN
                sig_out <= '1';
                next_state <= a;
            ELSE
                next_state <= b;
            END IF;
            sig_out <= '1';
        WHEN d =>
            IF sig_in = '0' THEN
                next_state <= e;
            END IF;
        WHEN e =>
            IF sig_in = '1' THEN
                next_state <= c;
            END IF;
        END CASE;
    END PROCESS;
    PROCESS (clk)
    BEGIN
        IF (rst = '0') then
            current_state <= a;
        ELSIF (clk'EVENT AND clk = '1') THEN
            current_state <= next_state;
        END IF;
    END PROCESS;
END state_machine;
```