## The University of Alabama in Huntsville ECE Department CPE 526 01 Midterm Exam October 16, 2007

Name: \_\_\_\_\_

1. (15 points) (a) (4 points) Create a VHDL entity named mux\_16\_to\_1 that represents a 16 to 1 multiplexor. (b) (11 points) Create a VHDL architecture representing a structural model of the 16 to1 mux using as many mux\_4\_to\_1 muxes as are needed. You do not need to write an entity or an architecture for mux\_4\_to\_1. You may also assume that a component has already been declared and that no configuration statement is required.

- 2. (1 point) The synthesizable subset of VHDL is standard. (True/False)
- 3. (15 points).(a) (9 points) Write a VHDL function that will take two integer vectors, A and B, and find the dot product  $C = \Sigma$  ai \* bi. The function call should be of the form DOT(A,B), where A and B are integer vector signals. Use attributes inside the function to determine the length and range of the vectors. Make no assumptions about the high and low values of the ranges. For example,

A(3 downto 1) = (1,2,3), B(3 downto 1) = (4,5,6), C = 3\*6 + 2\*5 + 1\*4 = 32.

A(0 to 4) = (1,3,5,7,9), B(9 downto 5) = (2,4,6,8,10) = 1\*2 + 3\*4 + 5\*6 + 7\*8 + 9\*10 = 190Output a warning if the ranges are not the same.

(b)(6 points) Show an architecture that includes two calls to the function with the following properties. 1 - returns a value, 2 - triggers a warning message.

- 4. (1 point) All processes are executed at initialization. (True/False)
- 5. (1 point) A \_\_\_\_\_\_ is used when you have multiple return values.
- 6. (4 points) Translate the following statement to an if-then-else statement:

transmit <= signal\_a when state = idle else signal\_b when state = incoming else signal\_c when state = outgoing else signal\_d;

- 7. (1 point) For every process, there is an equivalent concurrent statement. (True/False)
- 8. (4 points) (a) (2 points) Specify a CLASSIFICATION enumeration data type that spells out the various classifications for undergraduate students.(b) (2 points) Write a variable declaration MY\_CLASS that has a value equal to the rightmost element of the type.

- 9. (1 point) Multiple architectures can exist for a single entity. (True/False)
- 10. (1 point) Multiple Choice: \_\_\_\_\_ is the default delay in VHDL. (a) Inertial (b) Transport
- 11. (6 points) (a) (4 points) Write a declaration of an array that can be used to hold the student numbers of the students in this class. (b) (2 points) Initialize the first element of this array with your student number.

12. (15 points) Given the following VHDL, indicate all transactions and events. Give the values of A, B, C, D, E, and F each time a change occurs. Carry this out until no further change occurs.

```
entity prob is
   port (D : inout bit);
end prob;
architecture PROB of PROB is
  signal A, B, C, E, F : bit;
begin
  process
    A <= `1' after 5 ns,
`0' after 12 ns;
    wait;
  end process;
  P1: process (A, C)
  begin
    B <= A after 2 ns;
    E <= C after 7 ns;
  end process P1;
  C <= transport A and B \,
          after 6 ns;
  P2: process (C, E)
  begin
    \tilde{F} <= C \text{ or } E \text{ after } 4 \text{ ns};
  end process P2;
  D <= A or B or C or F after 1 ns;
end PROB;
```

Time	Α	В	С	D	E	F
0 ns	0	0	0	0	0	0
5 ns	1	0	0	0	0	0

Time Event Processes Triggered Scheduled Transactions Event?

13. (15 points) Design a priority encoder that is described by the following truth table. (d is for don't care)(a)(3 points) Write a VHDL entity. (b) (6 points) Use concurrent signal assignments to implement the architecture. (c) (6 points) Use sequential statements to implement the architecture. Include any necessary library references.

Inputs			Outputs			
D0	D1	D2	D3	Х	у	v
0	0	0	0	Ζ	Ζ	0
1	0	0	0	0	0	1
d	1	0	0	0	1	1
d	d	1	0	1	0	1
d	d	d	1	1	1	1

14. (10 points) Draw the state diagram for the following state machine. Is it a Moore machine or a Mealy machine?

```
ENTITY state_machine IS
   PORT (sig_in ; IN BIT; clk, rst : IN BIT;
          sig_out : OUT BIT);
END state_machine;
ARCHITECTURE state_machine OF state_machine IS
   TYPE state_type IS (a, b, c, d, e);
   SIGNAL current_state, next_state : state_type;
BEGIN
   PROCESS (sig_in, current_state)
   BEGIN
      sig_out <= `0';</pre>
      next_state <= c;</pre>
      CASE current_state
      WHEN a =>
         IF sig in = '0' THEN
             next state <= a;</pre>
             sig_out <= `1';</pre>
         ELSE
             next_state <= d;</pre>
             sig_out <= `1';</pre>
         END IF;
      WHEN b =>
         IF sig_in = `0' THEN
            next_state <= b;</pre>
         ELSE
            next_state <= c;</pre>
         END IF;
           sig_out <= `1';
     WHEN C =>
       IF sig_in = `1' THEN
           sig_out <= `1';
           next_state <= a;</pre>
       ELSE
          next_state <= b;</pre>
       END IF;
          sig_out <= `1';</pre>
     WHEN d =>
       IF sig_in = `0' THEN
           next state <= e;</pre>
       END IF;
     WHEN e =>
       IF sig_in = `1' THEN
          next_state <= c;</pre>
       END IF;
      END CASE;
   END PROCESS;
   PROCESS (clk)
   BEGIN
      IF (rst = 0') then
         current_state <= a;</pre>
      ELSIF (clk'EVENT AND clk = '1') THEN
         current_state <= next_state;</pre>
      END IF;
   END PROCESS;
END state_machine;
```

15. (10 points) An M-N flip-flop responds to the falling clock edge as follows:

If M = N = '0', the flip-flop changes state. If M = '0' and N = '1', the flip-flop output is set to '1'. If M = '1' and N = '0', the flip-flop output is set to '0'. If M = N = '1', no change of flip-flop state occurs. The flip-flop is cleared asynchronously if CLRn = '0'.

Write a complete module that implements an M-N flip-flop.