The University of Alabama in Huntsville Electrical & Computer Engineering Department CPE 526 01 Final Exam April 25, 2003

Name:	
Posting Code:	

1. (10 points) Modify the following VHDL model to use process(es) instead of blocks.

```
use WORK.TSL.all, WORK.SYS.all;
entity I8212 is
generic (GDEL,FFDEL,BUFDEL: TIME);
port (DI: in WORD;
       DO: out WORD;
       NDS1, DS2, MD, STB, NCLR: in BIT;
       NINT: out BIT := '1');
end I8212;
architecture BEHAVIOR of I8212 is
begin
I8212 BLK: block
signal S0,S1,S2,S3,S4: BIT;
signal SRQ: BIT;
signal Q: WORD;
begin
INT BLK:
block (S1='1' and S4='1')
begin
Q <= guarded DI after FFDEL;
Q \le 0.00000000 after FFDEL when (S1='0' and S4='0') else
DO <= Q after BUFDEL when (S3 = '1') else
      "ZZZZZZZZ" after BUFDEL;
end block INT_BLK;
SO <= not NDS1 and DS2 after GDEL;
S1 <= (S0 and MD) or (STB and not MD) after (2*GDEL);
S2 <= (S0 nor (not S4)) after GDEL;
S3 <= (S0 or MD) after GDEL;
S4 <= (S1 OR NCLR) after GDEL;
SRQ <= '1' after FFDEL when (S2= '0') else
       '0' after FFDEL when (S2= '1') and (not STB'STABLE) and (STB='0') else
        SRQ;
NINT <= not SRQ nor S0 after GDEL;
end block I8212_BLK;
end BEHAVIOR;
```

2. (5 points) What kind of hardware element will be inferred by a synthesis tool from the following model?


```
library ieee;
use ieee.std logic 1164.all;
entity WIDGET is
 Port (A, B : in SIGNED (0 to 2);
       CLK, RESET : in std logic;
        Z : out SIGNED(0 to 2));
end WIDGET;
architecture EXAMPLE of WIDGET is
begin
 process (CLK, RESET)
 begin
    if (RESET = '1' then)
     Z <= '0';
    elsif (CLK = '1') then
      Z <= A nor B;
    end if;
  end process;
end EXAMPLE;
```

3. (5 points) Draw the transistor-level diagram of a CMOS inverter.

Consider the following VHDL code:

- 4. (15 points) The following tasks refer to the VHDL code above. Assume that there are no hardware constraints.
 - a. (5 points) Draw a data flow graph.

- b. (5 points) Derive an ASAP schedule.c. (5 points) Derive an ALAP schedule.




7. (10 points) For the data lifetime chart shown, use the left edge algorithm to obtain an efficient register allocation.

	A	В	С	D	Е	F	G	Н	I	J	K	L
S1			X	X			X					
S2		X	X		X		X			X		
S3		X				X	X	X		X		
S4	X	X				X			X			X
S5	X					X			X		X	X

structural gate-level circuit.

· • /	eed in relatively small volumes.
9. (1 point)	is an annoyingly strongly typed language.
10. (1 point)a single level.	removes the hierarchy in a circuit, so the circuit has
11. (1 point)	is the process of transforming a behavioral description into a

12. (15 points) Design a Moore state machine in VHDL which converts NRZ (non-return-to-zero) coding to Manchester coding. In NRZ coding, each bit is transmitted for one bit time without any change. For the Manchester code, a 0 is transmitted as 0 for the first half of the bit time and 1 for the second half, but a 1 is transmitted as 1 for the first half and 0 for the second half. In order to do this conversion, use a clock(CLOCK2) that is twice the frequency of the basic clock. Note that if the NRZ bit is 0, it will be 0 for two CLOCK2 periods. Similarly, if the NRZ bit is 1, it will be 1 for two CLOCK2 periods. Your design should have an active low synchronous reset and work with CLOCK2.



an active high asynchronous reset. An M If $MN = 00$, the next state of the If $MN = 01$, the next state of the	flip-flop is 0. flip-flop is the same as the present state. flip-flop is the complement of the present state.
respectively, and the cost of individua	FPGA and CBIC circuits are \$21,000 and \$187,000, all parts for FPGA and CBIC circuits are \$18 and \$5, sufacturing volume for these two types of circuits?
15. (1 point)	is the hardest problem.