The University of Alabama in Huntsville Electrical & Computer Engineering Department CPE 526 01 Final Exam Solution

1. (10 points) Modify the following VHDL model to use process(es) instead of blocks.

```
use WORK.TSL.all,WORK.SYS.all;
entity I8212 is
 generic (GDEL, FFDEL, BUFDEL: TIME);
 port (DI: in WORD;
       DO: out WORD;
       NDS1, DS2, MD, STB, NCLR: in BIT;
       NINT: out BIT := '1');
end 18212;
architecture BEHAVIOR of I8212 is
begin
I8212 BLK: block
  signal S0,S1,S2,S3,S4: BIT;
  signal SRQ: BIT;
  signal Q: WORD;
begin
INT BLK:
block (S1='1' and S4='1')
begin
 Q <= guarded DI after FFDEL;
 Q <="00000000" after FFDEL when (S1='0' and S4='0') else
      Q;
 DO <= Q after BUFDEL when (S3 = '1') else
      "ZZZZZZZZ" after BUFDEL;
end block INT_BLK;
S0 <= not NDS1 and DS2 after GDEL;
S1 <= (S0 and MD) or (STB and not MD) after (2*GDEL);
S2 <= (S0 nor (not S4)) after GDEL;
S3 <= (S0 or MD) after GDEL;
S4 <= (S1 OR NCLR) after GDEL;
SRQ <= '1' after FFDEL when (S2= '0') else
            '0' after FFDEL when (S2= '1') and (not STB'STABLE) and (STB='0') else
        SRQ;
NINT <= not SRQ nor S0 after GDEL;
end block 18212_BLK;
end BEHAVIOR;
```

Solution:

```
use WORK.TSL.all,WORK.SYS.all;
entity I8212 is
generic (GDEL,FFDEL,BUFDEL: TIME);
port (DI: in WORD;
        DO: out WORD;
        NDS1,DS2,MD,STB,NCLR: in BIT;
        NINT: out BIT := '1');
end I8212;
```

```
architecture BEHAVIOR of 18212 is
  signal S0,S1,S2,S3,S4: BIT;
  signal SRQ: BIT;
  signal Q: WORD;
begin
  process (S1, S4, DI, S3, Q)
  begin
    if (S1 = '1' \text{ and } S4 = '1') then
      Q <= DI after FFDEL;
    elsif (S1 = '0' \text{ and } S4 = '0') then
     Q <="00000000" after FFDEL;
    end if;
    if (S3 = '1') then
      DO <= Q after BUFDEL;
    else
      DO <= "ZZZZZZZZ" after BUFDEL;
    end if;
  end process;
  S0 <= not NDS1 and DS2 after GDEL;
  S1 <= (S0 and MD) or (STB and not MD) after (2*GDEL);
  S2 <= (S0 nor (not S4)) after GDEL;
  S3 <= (S0 or MD) after GDEL;
  S4 <= (S1 OR NCLR) after GDEL;
  SRQ <= '1' after FFDEL when (S2= '0') else
       '0' after FFDEL when (S2= '1') and (not STB'STABLE) and (STB='0') else
       SRQ;
  NINT <= not SRQ nor S0 after GDEL;
end BEHAVIOR;
```

2. (5 points) What kind of hardware element will be inferred by a synthesis tool from the

following model?

Solution: A latch, since the behavior is level sensitive.

```
library ieee;
use ieee.std logic 1164.all;
entity WIDGET is
  Port (A, B : in SIGNED (0 to 2);
        CLK, RESET : in std logic;
        Z : out SIGNED(0 to 2));
end WIDGET;
architecture EXAMPLE of WIDGET is
begin
  process (CLK, RESET)
 begin
    if (RESET = '1' then)
      Z <= '0';`
    elsif (CLK = '1') then
      Z <= A nor B;
    end if;
  end process;
end EXAMPLE;
```

3. (5 points) Draw the transistor-level diagram of a CMOS inverter.

Solution:



Consider the following VHDL code:

_____ -- Entity declaration ----entity SCHED2 is port (A, B, C, D, E, F: in INTEGER; CLK : in BIT; W, X, Y: out INTEGER); end SCHED2; _____ -- Architecture declaration ----architecture HIGH LEVEL of SCHED2 is signal Z: INTEGER; begin X <= (A - B) * Z;Y <= (A * B) + Z;Z <= (C * D) + D * (E + F);end HIGH_LEVEL;

4. (15 points) The following tasks refer to the VHDL code above. Assume that there are no hardware constraints.

a. (5 points) Draw a data flow graph.



b. (5 points) Derive an ASAP schedule

Solution:



| Schedule |
|------------------|
| $\{1, 2, 3, 4\}$ |
| {5} |
| {6} |
| $\{7, 8\}$ |
| |

c. (5 points) Derive an ALAP schedule.



| Ready | Schedule |
|------------|------------|
| {7, 8] | $\{7, 8\}$ |
| {1, 4, 6} | {1, 4, 6} |
| {2, 5} | $\{2, 5\}$ |
| {3} | {3} |

5. (10 points) Derive a list schedule using the critical path priority metric for the VHDL code above, using the following hardware constraint; all operations are done in an ALU module and there are two ALU modules available.

Solution:





6. (10 points) Write a VHDL entity and architecture of a two-input AND gate with the generics, TPLH and TPHL, which reflect the time for the output to make a low to high or high to low transition, respectively.

Solution:

```
entity AND2 is
  generic (TPLH, TPHL : time);
 port (I1, I2 : in BIT;
             0 : out BIT);
end AND2;
architecture BEHAVE of AND2 is
begin
 process (I1, I2)
    variable O_INT, LAST : BIT;
 begin
    O INT := I1 and I2;
    if (LAST = '0' and O_INT = '1') then
      O <= '1' after TPLH;
    elsif (LAST = '1'and O INT = '0') then
      0 <= '0' after TPHL;</pre>
    end if;
    LAST := O INT;
  end process;
end BEHAVE;
```

7. (10 points) For the data lifetime chart shown, use the left edge algorithm to obtain an efficient register allocation.

| | А | В | С | D | Е | F | G | Η | Ι | J | Κ | L |
|----|---|---|---|---|---|---|---|---|---|---|---|---|
| S1 | | | Х | Х | | | Х | | | | | |
| S2 | | Х | Х | | Х | | Х | | | Х | | |
| S3 | | Х | | | | Х | Х | Х | | Х | | |
| S4 | Х | Х | | | | Х | | | Х | | | Х |
| S5 | Х | | | | | Х | | | Х | | Х | Х |

Solution:

| | D | С | G | Е | J | В | Η | F | А | Ι | L | Κ |
|----|---|---|---|---|---|---|---|---|---|---|---|---|
| S1 | Х | Х | Х | | | | | | | | | |
| S2 | | Х | Х | Х | Х | Х | | | | | | |
| S3 | | | Х | | Х | Х | Х | Х | | | | |
| S4 | | | | | | Х | | Х | Х | Х | Х | |
| S5 | | | | | | | | Х | Х | Х | Х | Х |

| | R1 | R2 | R3 | R4 | R5 |
|----|----|----|----|----|----|
| S1 | D | С | G | | |
| S2 | Е | С | G | J | В |
| S3 | Н | F | G | J | В |
| S4 | А | F | Ι | L | В |
| S5 | А | F | Ι | L | Κ |

8. (1 point) A(n) _____ASIC_____ is an integrated circuit produced for a specific application and produced in relatively small volumes.

9. (1 point) _____VHDL_____ is an annoyingly strongly typed language.

10. (1 point) _____Flattening______ removes the hierarchy in a circuit, so the circuit has a single level.

11. (1 point) ______Synthesis_______ is the process of transforming a behavioral

description into a structural gate-level circuit.

12. (15 points) Design a Moore state machine in VHDL which converts NRZ (non-return-tozero) coding to Manchester coding. In NRZ coding, each bit is transmitted for one bit time without any change. For the Manchester code, a 0 is transmitted as 0 for the first half of the bit time and 1 for the second half, but a 1 is transmitted as 1 for the first half and 0 for the second half. In order to do this conversion, use a clock(CLOCK2) that is twice the frequency of the basic clock. Note that if the NRZ bit is 0, it will be 0 for two CLOCK2 periods. Similarly, if the NRZ bit is 1, it will be 1 for two CLOCK2 periods. Your design should have an active low synchronous reset and work with CLOCK2.



Solution:

```
entity NRZ2MAN is
 port (NRZ, CLOCK2, RESET : in BIT;
                       MAN : out BIT);
end NRZ2MAN;
architecture BEHAVE of NRZ2MAN is
  type STATE_TYPE is (S0, S1, S2, S3);
  signal CURRENT STATE, NEXT STATE : STATE TYPE;
begin
 process (CURRENT_STATE)
 begin
    case CURRENT STATE is
      when SO => if (NRZ = '0') then
                   NEXT_STATE <= S1;
                 else
                   NEXT_STATE <= S3;
                 end if;
      when S1 => NEXT STATE <= S2;
      when S2 => if NRZ = '0' then
                   NEXT_STATE <= S1;
                 else
                   NEXT STATE <= S3;
                 end if;
      when S3 => NEXT STATE <= S0;
      when OTHERS => NEXT STATE <= S0;
    end case;
  end process;
  process (RESET, CLOCK2)
 begin
    if (CLOCK2'EVENT and CLOCK2 = '1') then
      if (RESET = '0') then
        CURRENT_STATE <= S0;
      else
        CURRENT_STATE <= NEXT_STATE;
      end if;
    end if;
  end process;
  process (CURRENT STATE)
 begin
    case CURRENT STATE is
      when S0 \mid S1 => MAN <= '0';
      when S2 | S3 => MAN <= '1';
      when OTHERS => MAN <= '0';
    end case;
  end process;
end BEHAVE;
```

13. (10 points) Develop a synthesizable VHDL entity and architecture for an M-N flip-flop with an active high asynchronous reset. An M-N flip-flop works as follows:

If MN = 00, the next state of the flip-flop is 0.

If MN = 01, the next state of the flip-flop is the same as the present state.

If MN = 10, the next state of the flip-flop is the complement of the present state.

If MN = 11, the next state of the flip-flop is 1.

Solution:

```
entity MNFF is
 port (M, N, CLK, RESET : in BIT;
                    Q, QB : out BIT);
end MNFF;
architecture SYNTHESIZABLE of MNFF is
begin
  process(M, N, CLK, RESET)
    variable QINT : BIT;
 begin
    if (RESET = (1') then
      QINT := '0';
    elsif (CLK'EVENT and CLK = '1') then
      if (M = '0' \text{ and } N = '0') then
        QINT := '0';
      elsif (M = '1' \text{ and } N = '0') then
        QINT := not QINT;
      elsif (M = '1' \text{ and } N = '1') then
        OINT := '1';
      end if;
    end if;
  end process;
  Q \leq QINT;
  QB <= not QINT;
end SYNTHESIZABLE;
```

14. (5 points) If the NRE costs for FPGA and CBIC circuits are \$21,000 and \$187,000, respectively, and the cost of individual parts for FPGA and CBIC circuits are \$18 and \$5, respectively, what is the break-even manufacturing volume for these two types of circuits?

Solution:

x — the number of units 18x + 21,000 = 5x + 187,000 13x = 166,000x = 12769

15. (1 point) _____ Communication ______ is the hardest problem.