


The University of Alabama in Huntsville
ECE Department
CPE 426 01
Final Exam Solution
Spring 2004

1. (7 points) Draw the transistor-level diagram of a CMOS two-input NOR gate.



2. (10 points) Write a VHDL entity (3 points) and architecture (7 points) of a two-input OR gate with the generics, TPLH and TPHL, which reflect the time for the output to make a low to high or high to low transition, respectively.

```
library ieee;
use ieee.std_logic_1164.all;

entity OR_DEL is
    generic (TPLH, TPHL : time := 2 ns);
    port (x, y : in std_logic;
          f : out std_logic);
end OR_DEL;

architecture BEHAV of OR_DEL is
begin
    process (x,y)
        variable current, old : std_logic;
    begin
        current := x or y;
        f <= x or y;
        if (current = '1' and old = '0') then
            f <= x or y after TPHL;
        elsif (current = '0' and old = '1') then
            f <= x or y after TPLH;
        end if;
        old := current;
    end process;
end BEHAV;
```

3. (1 point) Routing is the process of making the connections between standard cells.

4. (5 points) If the NRE costs for FPGA and CBIC circuits are \$21,000 and \$187,000, respectively, and the cost of individual parts for FPGA and CBIC circuits are \$15 and \$7, respectively, what is the break-even manufacturing volume for these two types of circuits?

$$x - \text{number of units} \quad 21000 + 15x = 187000 + 7x, \quad 8x = 166000, \quad x = 20750$$

5. (5 points) What kind of hardware element will be inferred by a synthesis tool from the following model? **A flip-flop (because of the edge behavior) with synchronous reset.**

```
library ieee;
use ieee.std_logic_1164.all;

entity WIDGET is
  Port (A, B : in SIGNED (0 to 2);
        CLK, RESET : in std_logic;
        Z : out SIGNED(0 to 2));
end WIDGET;

architecture EXAMPLE of WIDGET is
begin
  process (CLK, RESET)
  begin
    if (CLK'event and CLK = '1') then
      if (RESET = '1') then
        Z <= '0';
      else
        Z <= A nor B;
      end if;
    end if;
  end process;
end EXAMPLE;
```

6. (10 points) For the data lifetime chart shown, use the left edge algorithm to obtain an efficient register allocation.

	A	B	C	D	E	F	G	H	I	J	K	L
S1			X	X			X					
S2		X	X				X			X		
S3		X				X	X		X	X	X	
S4	X	X				X			X		X	X
S5	X				X	X		X	X		X	X
S6	X				X			X	X			X
S7					X				X			X

	D	C	G	J	B	F	K	I	A	L	H	E
S1	X	X	X									
S2		X	X	X	X							
S3			X	X	X	X	X	X				
S4					X	X	X	X	X	X		
S5						X	X	X	X	X	X	X
S6								X	X	X	X	X
S7								X		X		X

	R1	R2	R3	R4	R5	R6	R7
S1	D	C	G				
S2	J	C	G	B			
S3	J	F	G	B	K	I	
S4	A	F	L	B	K	I	
S5	A	F	L	H	K	I	E
S6	A		L	H		I	E
S7			L			I	E

7. (1 point) Typically, a ___test bench___ is developed to validate a VHDL behavioral model.
8. (1 point) A(n) ___SDF file___ provides the gate-level circuit with accurate timing backannotated from the layout.
9. (1 point) ___Pragmas___ are inserted into VHDL models to give instructions to synthesis or other tools.
10. (18 points) Create a VHDL entity named `en_dec_328` that represents a 3-to-8 decoder with an active-low enable input which has an architecture which uses a case statement to represent the functionality of the decoder. Create a second entity and its accompanying architecture that represents a 4-to-16 decoder by using two instances of the `en_dec_328` entity.

```

library ieee;
use ieee.std_logic_1164.all;

entity EN_DEC_3TO8 is
  port (EN : in std_logic;
        I : in std_logic_vector(2 downto 0);
        O : out std_logic_vector(7 downto 0));
end EN_DEC_3TO8;

architecture BEHAV of EN_DEC_3TO8 is
begin
  process(EN, I)
  begin
    case EN is
      when '0' =>
        case I is
          when "000" => O <= "00000001";
          when "001" => O <= "00000010";
          when "010" => O <= "00000100";
          when "011" => O <= "00001000";
          when "100" => O <= "00010000";
          when "101" => O <= "00100000";
          when "110" => O <= "01000000";
          when "111" => O <= "10000000";
          when others => O <= "00000000";
        end case;
      when others =>
        O <= "00000000";
    end case;
  end process;
end BEHAV;

```

```

library ieee;

```

```

use ieee.std_logic_1164.all;

entity DEC_4TO16 is
  port (I : in std_logic_vector(3 downto 0);
        O : out std_logic_vector(15 downto 0));
end DEC_4TO16;

architecture STRUCT of DEC_4TO16 is
  signal I3BAR : std_logic;
  component EN_DEC_3TO8C
    port (EN : in std_logic;
          I : in std_logic_vector(2 downto 0);
          O : out std_logic_vector(7 downto 0));
  end component;
  for all : EN_DEC_3TO8C use entity work.EN_DEC_3TO8 (BEHAV);
begin
  I3BAR <= not I(3);
  U1 : EN_DEC_3TO8C
    port map (I(3), I(2 downto 0), O(7 downto 0));
  U2 : EN_DEC_3TO8C
    port map (I3BAR, I(2 downto 0), O(15 downto 8));
end;

```

11. (15 points) Modify the following VHDL model to use block(s) instead of processes.

```

library ieee;
use ieee.std_logic_1164.all;

entity BUFF_REG is
  generic (STRB_DEL, EN_DEL, ODEL: TIME);
  port (DI: in std_logic_vector (1 to 8);
        DS1, NDS2, STRB : in std_logic;
        DO: out std_logic_vector (1 to 8));
end BUFF_REG;

architecture THREE_PROC of BUFF_REG is
  signal REG : std_logic_vector (1 to 8);
  signal ENBLD : std_logic;

begin
  PREG: process (STRB)
  begin
    if (STRB = '1') then
      REG <= DI after STRB_DEL;
    end if;
  end process PREG;

  ENABLE : process (DS1, NDS2)
  begin
    ENBLD <= DS1 and not NDS2 after
EN_DEL;
  end process ENABLE;

  OUTPUT : process (REG, ENBLD)
  begin
    if (ENBLD = '1') then
      DO <= REG after ODEL;
    else
      DO <= "ZZZZZZZZ" after ODEL;
    end if;
  end process OUTPUT;
end THREE_PROC;

```

Consider the following VHDL code:

```

-----
-- Entity declaration
-----

entity SCHED2 is
  port (A, B, C, D, E, F: in INTEGER;
        CLK : in BIT;
        W, X, Y: out INTEGER);
end SCHED2;


-----
-- Architecture declaration
-----

architecture HIGH_LEVEL of SCHED2 is
  signal Z: INTEGER;
begin
  X <= (A - B) * Z;
  Y <= (A * B) + Z;
  Z <= (C * D) + D * (E + F);
  W <= A/F + C*C + D* (A - B);
end HIGH_LEVEL;

```


12. (14 points) The following tasks refer to the VHDL code above. Assume that there are no hardware constraints.

a. (7 points) Derive an ASAP schedule.



Ready	Schedule
{1, 2, 3, 4, 5, 6}	{1, 2, 3, 4, 5, 6}
{7, 8}	{7, 8}
{9, 10}	{9, 10}
{11, 12, 13}	{11, 12, 13}

b. (7 points) Derive an ALAP schedule.




Ready	Schedule
{11, 12, 13}	{11, 12, 13}
{2, 6, 9, 10}	{2, 6, 9, 10}
{1, 4, 7, 8}	{1, 4, 7, 8}
{3, 5}	{3, 5}

13. (10 points) Derive a list schedule using the critical path priority metric for the VHDL code above, using the following hardware constraint; all operations are done in an ALU module and there are two ALU modules available.

Solution:

Op	Length
1	3
2	2
3	4
4	3
5	4
6	2
7	3
8	3
9	2
10	2
11	1
12	1
13	1



List {3, 5, 1, 4, 7, 8, 2, 6, 9, 10, 11, 12, 13}	
Ready	Schedule
{1, 2, 3, 4, 5, 6}	{3, 5}
{1, 2, 4, 6, 7, 8}	{1, 4}
{2, 6, 7, 8}	{7, 8}
{2, 6, 9, 10}	{2, 6}
{9, 10}	{9, 10}
{11, 12, 13}	{11, 12}
{13}	{13}

14. (1 point) __ Allocation, scheduling, compilation__ is one algorithmic-level synthesis task.

15. (1 point) ____Communication____ is the hardest problem.