The University of Alabama in Huntsville ECE Department CPE 526 01 Final Exam May 11, 2010

1. (5 points) Draw the transistor-level diagram of a CMOS AND gate.

2. (5 points) What is wrong with the following model of a 4-to-1 MUX? (It is not a syntax error.)

```
architecture mux behavioral of 4to1mux is
signal sel: integer range 0 to 3;
 process(A, B, I0, I1, I2, I3)
 begin
   sel <= 0;
    if A = '1' then
      sel <= sel + 1;
    end if
    if B = 11' then
      sel <= sel + 2;
    end if;
    case sel is
      when 0 \Rightarrow F \leq I0;
      when 1 \Rightarrow F \leq I1;
      when 2 => F <= I2;
      when 3 => F <= I3;
    end case;
  end process
end mux behavioral;
```

3. (15 points) A synchronous sequential circuit has one input and one output plus a synchronous reset which is active low. If the input sequence 1001 or 0101 occurs, an output of two successive 1s will occur. The first of these 1s should occur coincident with the last input of the 1001 or 0101 sequence. The network should reset when the second 1 output occurs. For example,

Input sequence: 01101100010010 1101010 Output sequence: 00000000000011 0000011

- a) (3 points) Write a VHDL entity for this circuit.
- b) (12 points) Write a VHDL architecture for this circuit.

4.	(4 poi	nts)	List	the	four	types	of	paths	that	must	be	consid	lered	when	doing	timing	anal	ysis	of
sec	_l uential	circı	iits.																
5.	(1 poi								are	primi	tives	s that	are a	ll the	same	height	and v	varyi	ng

6. (8 points) A synchronous (4-bit) up/down decade counter with outputs COUNT and CO works as follows: All state changes occur on the rising edge of the CLK input, except the asynchronous clear (CLR). When CLR = 0, the counter is reset regardless of the values of the other inputs. The inputs are DATA, CLR, LOAD, EN, UP.

If the LOAD input is 0, the data input D is loaded into the counter.

If LOAD = EN = UP = 1, the counter is incremented.

If LOAD = EN = 1, and UP = 0, the counter is decremented.

If LOAD = EN = UP = 1, the carry output (CO) = 1 when the counter is in state 9.

If LOAD = EN = 1 and UP = 0, the carry output (CO) = 1 when the counter is in state 0.

Create a SystemVerilog interface for this circuit that has a clocking block that defines directions relative to the test bench.

- 7. (20 points) a) (15 points) Write a VHDL model of a D flip-flop which has asynchronous Preset and Clear and which is negative edge triggered. Your model should have 6 generics, with default values of 5 ns, as listed in the table below. (Clear has priority over Reset)
 - b) (5 points) Create an instantiation of the flip-flop which has the following timing specifications.

Parameter	From Input	To Output	Specification
TPLH	Preset	Q	16 ns
TPHL	Preset	Q	25 ns
TPLH	Clear	Q	13 ns
TPHL	Clear	Q	22 ns
TPLH	Clock	Q or Q'	11 ns
TPHL	Clock	Q or Q'	20 ns

8.	(5 points) If the NRE costs for FPGA and ASIC circuits are \$35,000 and \$1,500,000, respectively, and the cost of individual parts for FPGA and ASIC circuits are \$45 and \$7, respectively, what is the break-even manufacturing volume for these two types of circuits?
9.	(10 points) Write a procedure that accepts a <code>std_logic_vector</code> of arbitrary length and returns integers which represent the total number of '1's, the total number of '0's and the total number of 'Z's contained in the <code>std_logic_vector</code> .

10.	(2 points) A is similar to a class and contains cover points, options, formal arguments, and an optional trigger.								
11.	(2 points) True or False? Having both designer and verifier create independent interpretations of the specification provides reduncancy.								
12.	(4 points) and are two types of code coverage.								
13.	<pre>(5 points) What kind of hardware element will be inferred by a synthesis tool from the following model? library ieee; use ieee.std_logic_1164.all; entity WIDGET is Port (A, B : in SIGNED (0 to 2); CLK, RESET : in std_logic; Z : out SIGNED(0 to 2)); end WIDGET; architecture EXAMPLE of WIDGET is begin process (CLK, RESET) begin if (CLK = '1' and CLK'EVENT) then if (RESET = '1') then Z <= '0'; else Z <= A nor B; end if; end process; end EXAMPLE;</pre>								
14.	(2 points)(True or False) The SystemVerilog standard specifies the meaning of constraint expressions, the legal values that are created, and the precise order in which the solver should operate.								
15.	 (2 points) Which of the following are true? Multiple choice a. Verification starts with interpretation of the specification. b. All testbenches share some common structure of stimulus generation and response checking. c. The testbench simulates the design under test. d. a and b e. a, b and c 								

16. (10 points) Write VHDL code to test a Mealy sequential circuit with on e input (X) and one output (Z). the code should include the Mealy circuit as a component. Assume the Mealy circuit changes state on the rising edge of CLK. Your test code should generate a clock with 100 ns period. The code should apply the following test sequence:

```
X = 0, 1, 1, 0, 1, 1, 0, 1, 1, 1, 0, 0
```

X should change 10 ns after the rising edge of CLK. Your test code should read Z at an appropriate time and verify that the following output sequence was generated:

```
Z = 1, 0, 0, 1, 1, 0, 1, 1, 0, 1, 1, 0
```

Report an error if the output sequence from the Mealy circuit is incorrect; otherwise, report "sequence correct." Complete the following architecture for the tester:

```
architecture test1 of tester is
  component Mealy
-- sequential circuit to be tested; assume this componenet
-- is available in your design; do NOT write code for the
-- component
  port (X, CLIK: in bit; Z out bit);
end component;
signal XA: std_logic_vector(0 to 100) := "011011011100";
signal ZA: std_logic_vector(0 to 112) := "100110110110";
```