## The University of Alabama in Huntsville ECE Department CPE 426 01 Midterm Solution Spring 2013

- 1.. (1 point) A(n) \_entity, architecture, package, configuration \_\_ is an example of a design unit.
- 2. (1 point) A \_port\_ is a signal used in describing the interface of a VHDL model.
- 3. (10 points) Create a VHDL architecture representing a structural model of an 8-bit odd-parity checker using the entity given and instances of the exclusive-or gate entity given.

```
entity ODD_PARITY_8 is
  port ( I : in std_logic (7 downto 0);
      P : out std_logic);
end entity ODD_PARITY_8;

entity XOR2 is
  port ( A, B : in std_logic;
      F : out std_logic);
end entity XOR;
```

The logic equation describing the parity checker is

```
P = ((I0 \oplus I1) \oplus (I2 \oplus I3)) \oplus ((I4 \oplus I5) \oplus (I6 \oplus I7))
```

```
library ieee;
use ieee.std_logic_1164.all;
use work.ALL;

architecture STRUCT of ODD_PARITY_8 is
    signal TEMP : std_logic_vector ( 5 downto 0);

begin
    U1 : entity XOR2 port map (I(0), I(1), TEMP(0));
    U2 : entity XOR2 port map (I(2), I(3), TEMP(1));
    U3 : entity XOR2 port map (I(4), I(5), TEMP(2));
    U4 : entity XOR2 port map (I(6), I(7), TEMP(3));
    U5 : entity XOR2 port map (TEMP(0), TEMP(1), TEMP(4));
    U6 : entity.XOR2 port map (TEMP(2), TEMP(3), TEMP(5));
    U7 : entity XOR2 port map (TEMP(4), TEMP(5), P);
end STRUCT;
```

4. (7 points) Write the equivalent process for the conditional signal assignment statement


```
mux logic:
  z \le a and not b after 5 ns when enable and not sel else
      x or y after 6 ns when enable and sel else
      '0' after 4 ns;
library ieee;
use ieee.std logic 1164.all;
entity MUX is
end entity MUX;
architecture PROCESS EQUIV of MUX is
  signal a, b, enable, sel, x, y, z : std_logic;
 process (a, b, enable, sel, x, y) is
 begin
    if (enable and not sel) then
      z <= a and not b after 5 ns;</pre>
    elsif (enable and sel) then
      z <= x or y after 6 ns;</pre>
    else
      z <= '0' after 4 ns;
    end if;
  end process;
end architecture;
```

5. (15 points) (a) (10 points) Write a VHDL procedure called align\_address that aligns a binary encoded address in a bit-vector variable parameter. The procedure has a second parameter that indicates the alignment size. If the size is 1, the address is unchanged. If the size is 2, the address is rounded to a multiple of 2 by clearing the least significant bit. If the size is 4, two bits are cleared, and if the size is 8, three bits are cleared. The default alignment size is 4. (b)(5 points) Show an architecture that includes two calls to the function with the following properties. 1 - returns a bit\_vector with size of 1 length, 2 - passes only an address, not a size.

```
package MINE is
  procedure ALIGN ADDRESS ( ADDRESS : inout bit vector;
                           SIZE : in integer := 4);
end package MINE;
package body MINE is
 procedure ALIGN ADDRESS ( ADDRESS : inout bit vector;
                           SIZE : in integer := 4) is
 begin
   if (size = 2) then
     ADDRESS := ADDRESS (ADDRESS'length - 1 downto 1) & '0';
    elsif (size = 4) then
     ADDRESS := ADDRESS (ADDRESS'length - 1 downto 2) & "00";
    elsif (size = 8) then
     ADDRESS := ADDRESS (ADDRESS'length - 1 downto 3) & "000";
    end if;
  end procedure;
end package body;
use work.MINE.all;
entity ALIGN ADDRESS TEST is
end entity ALIGN ADDRESS TEST;
```

```
architecture IT of ALIGN_ADDRESS_TEST is
  signal A : bit_vector(11 downto 0);
signal B : bit_vector(11 downto 0);
begin
  process
    variable VA : bit_vector(11 downto 0) := "100011101111";
    variable VB : bit_vector(11 downto 0) := "100011101111";
begin
    ALIGN_ADDRESS (VA, 1);
    A <= VA;
    ALIGN_ADDRESS (VB);
    B <= VB;
    wait;
end process;
end architecture;</pre>
```

6. (8 points) Consider the following combinational digital system, called a light-emitting diode (LED) driver. The LED driver converts a 2-bit binary number ( $D_1D_0$ ) into an LED-displayed numeral. For example,  $D_1D_0 - 10_2$  is displayed by asserting  $S_0$ ,  $S_1$ ,  $S_2$ ,  $S_4$ , and  $S_5$ .



Use concurrent signal assignments to model the LED driver.

```
entity LED_DRIVER is
  port ( D : in bit_vector (1 downto 0);
        S : out bit_vector (6 downto 0));
end entity LED_DRIVER;

architecture CONCURRENT of LED_DRIVER is
begin
  S <= "1111011" when D = "00" else
        "0001010" when D = "01" else
        "0110111" when D = "10" else
        "0011111" when D = "11";
end CONCURRENT;</pre>
```

- 7. (1 point) 'RANGE is an example of a VHDL attribute\_.
- 8. (1 point) VHDL is a strongly typed language \_True\_ (True/False)
- 9. (2 points) Create a COLLEGE enumeration data type that has the values of the colleges at UAH.

```
type college is (BUSINESS, ENGINEERING, LIBERAL ARTS, NURSING, SCIENCE);
```

10. (1 point) A function is a primary design unit. (True/False) \_False\_.

11. (3 points) Write a declaration of a two-dimensional table, TABLE\_2D, with index values and table entries all of type bit (which has been declared elsewhere and is visible). Initialize all elements of the array to '1';

```
variable TABLE 2D is (bit, bit) of bit := (others => '1');
```

12. (20 points) Given the following VHDL, indicate all transactions and events. Give the values of A, B, C, D, E, and F each time a change occurs. Carry this out until no further change occurs.

```
entity prob is
  port (D : inout bit);
end prob;
architecture PROB of PROB is
  signal A, B, C, E, F : bit;
begin
  process
    A \le 1' after 5 ns,
        '0' after 12 ns;
    wait;
  end process;
  P1: process (A, C)
 begin
   B <= A after 2 ns;
   E <= C after 7 ns;
  end process P1;
  C1: C <= A and B after 6 ns;
  P2: process (C, E)
  begin
   F <= C and E after 4 ns;
  end process P2;
  C2: D <= A or B or C or F;
end PROB;
```

Time	A	В	C	D	Е	F
0 ns	0	0	0	0	0	0
5 ns	1	0	0	0	0	0
5+Δ ns	1	0	0	1	0	0
7 ns	1	1	0	1	0	0
12 ns	0	1	0	1	0	0
14 ns	0	0	0	1	0	0
14+∆ ns	0	0	0	0	0	0
	•	•	•	•	•	

<u>Time</u>	Event	Processes Triggered	Scheduled Transactions	Event?
5 ns	$A \rightarrow 1$	P1	B, '1' at 7 ns	Yes
		P1	E, '0', at 12 ns	No
		C1	C 0 at 11 ns	No
		C2	D, '1' at $5 + \Delta$ ns	Yes
$5 + \Delta ns$	$D \rightarrow 1$	None		
7 ns	$B \rightarrow 1$	C1	C, '1', 13 ns	Yes
		C2	D, '1', $7 + \Delta ns$	No
12 ns	$A \rightarrow 0$	P1	B, '0', 14 ns	Yes
		P1	E, '0', 19 ns	No
		C1	C, '0', 16 ns	No, overwrite C, '1', 13 ns
		C2	D, '1', 12 + D ns	No
14 ns	$B \to 0$	C1	C, '0', 20 ns	No
		C2	D, '0', $14 + \Delta$ ns	Yes
$14 + \Delta ns$	$D \rightarrow 0$	None		

New before existing	Overwrite existing	Overwrite existing	
New after existing	Append new	If $v_{new} = v_{existing}$ , append new	
		Elsif $t_{new}$ - $t_{existing}$ > reject append new	
		Else overwrite existing	

13. (15 points) Develop a behavioral model for a D-latch with tristate output. The entity declaration is


When latch\_en is asserted, data from the d\_input enters the latch. When latch\_en is negated, the latch maintains the stored value. When out\_en is asserted, data passes through to the output. When out\_en is negated, the output has the value 'Z' (high-impedance). The propagation delay from latch\_en to q is 3 ns and from d to q is 4 ns. The delay from out\_en asserted to q active is 2 ns and from out\_en negated to q high-impedance is 5 ns.

```
library ieee;
use ieee.std_logic_1164.all;
entity D LATCH is
  generic ( TPH : time := 3 ns);
 port ( LATCH EN, OUT EN, D : in std logic;
         Q : out std logic);
end entity D LATCH;
architecture TIMING of D LATCH is
  signal TEMP, LATCH EN DELAYED : std logic;
begin
 LATCH EN DELAYED <= LATCH EN'DELAYED (TPH);
  process (LATCH EN DELAYED)
 begin
    if (LATCH EN DELAYED = '1') then
     assert D'stable (TPH)
     report "Hold time violated"
      severity warning;
    end if;
  end process;
  process (D, LATCH EN)
    if (D'event and LATCH EN = '1') then
      TEMP <= D after 4 ns;</pre>
    elsif (LATCH EN'event and LATCH EN = '1') then
      TEMP <= D after 3 ns;
    end if;
  end process;
  process ( TEMP, OUT EN )
  begin
    if OUT EN then
      Q <= TEMP after 2 ns;
    else
      Q <= 'Z' after 5 ns;
    end if;
  end process;
end TIMING;
```

## 14. (15 points) Draw the state diagram for the following state machine. Is it a Moore machine or a Mealy machine?

```
library ieee;
use ieee.std_logic_1164.all;
entity THUNDERBIRD is
  port (L, R, H, CLK : in std logic;
        LC, LB, LA, RA, RB, RC : out std logic);
end THUNDERBIRD;
architecture BEHAVE of THUNDERBIRD is
  type STATE_TYPE is (S0, S1, S2, S3, S4, S5, S6, S7);
  signal CURRENT_STATE, NEXT_STATE : STATE_TYPE;
  process (CURRENT STATE, L, R, H)
    variable INPUTS : std logic vector(2 downto 0);
  begin
    INPUTS := L&R&H;
    case CURRENT STATE is
      when S0 \Rightarrow if (INPUTS = "000") then
                    NEXT STATE <= S0;
                  elsif \overline{\text{(INPUTS}} = "100") then
                    NEXT STATE <= S1;
                  elsif (INPUTS = "010") then
                    NEXT STATE <= S4;
                  else
                    NEXT STATE <= S7;
                  end if;
      when S1 \Rightarrow if (INPUTS(0) = '1') then
                   NEXT STATE <= S7;
                  elsif (INPUTS = "100") then
                    NEXT STATE <= S2;
                  else
                    NEXT STATE <= S0;
                  end if;
      when S2 \Rightarrow if (INPUTS(0) = '1') then
                    NEXT STATE <= S7;
                  elsif (INPUTS = "100") then
                    NEXT STATE <= S3;
                  else
                    NEXT STATE <= S0;
                  end if;
       when S3|S6 \Rightarrow if (INPUTS(0) = '1') then
                    NEXT STATE <= S7;
                  else
                    NEXT STATE <= S0;
                  end if;
       when S4 \Rightarrow if (INPUTS(0) = '1') then
                    NEXT STATE <= S7;
                  elsif (INPUTS = "010") then
                    NEXT STATE <= S5;
                  else
                    NEXT STATE <= S0;
                  end if;
       when S5 \Rightarrow if (INPUTS(0) = '1') then
                    NEXT STATE <= S7;
                  elsif \overline{\text{(INPUTS}} = "010") then
                    NEXT STATE <= S6;
                  else
                    NEXT STATE <= S0;
                  end if;
       when S7 => NEXT STATE <= S0;
     end case;
   end process;
```

```
process (CLK)
 begin
   if (CLK'event and CLK = '1') then
     CURRENT_STATE <= NEXT_STATE;
   end if;
 end process;
 process (CURRENT STATE)
 begin
   LC <= '0'; LB <= '0'; LA <= '0';
   RA <= '0'; RB <= '0'; RC <= '0';
   case CURRENT STATE is
     when S0 => null;
     when S1 => LA <= '1';
     when S2 => LA <= '1'; LB <= '1';
     when S3 => LA <= '1'; LB <= '1'; LC <= '1';
     when S4 => RA <= '1';
     when S5 => RA <= '1'; RB <= '1';
     when S6 => RA <= '1'; RB <= '1'; RC <= '1';
     when S7 => LA <= '1'; LB <= '1'; LC <= '1';
                RA <= '1'; RB <= '1'; RC <= '1';
   end case;
 end process;
end BEHAVE;
```



Moore, outputs depend only on the state.