## The University of Alabama in Huntsville ECE Department CPE 526 01 Midterm Exam February 27, 2013

	Name:
1 (1 point) A(n)	is an example of a design unit.
2. (1 point) A	is a signal used in describing the interface of a VHDL model.
	rchitecture representing a structural model of an 8-bit odd-parity checker es of the exclusive-or gate entity given.
<pre>entity ODD_PARITY_8 is    port ( I : in std_logic         P : out std_logi end entity ODD_PARITY_8;</pre>	
<pre>entity XOR is    port ( A, B : in std_lo         F : out std_logi end entity XOR;</pre>	


 $P = ((I0 \oplus I1) \oplus (I2 \oplus I3)) \oplus ((I4 \oplus I5) \oplus (I6 \oplus I7))$ 

The logic equation describing the parity checker is

4. (7 points) Write the equivalent process for the conditional signal assignment statement

5. (15 points) (a) (10 points) Write a VHDL procedure called align\_address that aligns a binary encoded address in a bit-vector variable parameter. The procedure has a second parameter that indicates the alignment size. If the size is 1, the address is unchanged. If the size is 2, the address is rounded to a multiple of 2 by clearing the least significant bit. If the size is 4, two bits are cleared, and if the size is 8, three bits are cleared. The default alignment size is 4. (b)(5 points) Show an architecture that includes two calls to the function with the following properties. 1 - returns a bit\_vector with size of 1 length, 2 – passes only an address, not a size.

6. (8 points) Consider the following combinational digital system, called a light-emitting diode (LED) driver. The LED driver converts a 2-bit binary number ( $D_1D_0$ ) into an LED-displayed numeral. For example,  $D_1D_0 - 10_2$  is displayed by asserting  $S_0$ ,  $S_1$ ,  $S_2$ ,  $S_4$ , and  $S_5$ .



Use concurrent signal assignments to model the LED driver.

- 7. (1 point) 'RANGE is an example of a VHDL .
- 8. (1 point) VHDL is a strongly typed language \_\_\_\_\_ (True/False)
- 9. (2 points) Create a COLLEGE enumeration data type that has the values of the colleges at UAH.
- 10. (1 point) A function is a primary design unit. (True/False) \_\_\_\_\_.
- 11. (3 points) Write a declaration of a two-dimensional table, TABLE\_2D, with index values and table entries all of type bit (which has been declared elsewhere and is visible). Initialize all elements of the array to '1';

12. (20 points) Given the following VHDL, indicate all transactions and events. Give the values of A, B, C, D, E, and F each time a change occurs. Carry this out until no further change occurs.

```
entity prob is
  port (D : inout bit);
end prob;
architecture PROB of PROB is
  signal A, B, C, E, F : bit;
begin
  process
   A \leftarrow 1' after 5 ns, 0' after 12 ns,
         '1' after 20 ns;
    wait;
  end process;
  P1: process (A, C)
  begin
    B <= A after 2 ns;
    E <= C after 7 ns;</pre>
  end process P1;
  C1: C <= A and B after 6 ns;
  P2: process (C, E)
  begin
    F <= C and E after 4 ns;
  end process P2;
  C2: D <= A or B or C or F;
end PROB;
```

Time	Α	В	С	D	Е	F
0 ns	0	0	0	0	0	0
5 ns	1	0	0	0	0	0
	•	•	•		•	

<u>Time Event Processes Triggered Scheduled Transactions Event?</u>

Scheduling Rules	Transport	Inertial
New before existing	Overwrite existing	Overwrite existing
New after existing	Append new	If $v_{\text{new}} = v_{\text{existing}}$ , append new
		Elsif $t_{new}$ - $t_{existing}$ > reject append new
		Else overwrite existing

13. (15 points) Develop a behavioral model for a D-latch with tristate output. The entity declaration is

When latch\_en is asserted, data from the d\_input enters the latch. When latch\_en is negated, the latch maintains the stored value. When out\_en is asserted, data passes through to the output. When out\_en is negated, the output has the value 'Z' (high-impedance). The propagation delay from latch\_en to q is 3 ns and from d to q is 4 ns. The delay from out\_en asserted to q active is 2 ns and from out\_en negated to q high-impedance is 5 ns. Include an assertion that does a hold time check to ensure that d is held stable for TPH after latch\_en is asserted.

## 14. (15 points) Draw the state diagram for the following state machine. Is it a Moore machine or a Mealy machine?

```
library ieee;
use ieee.std_logic_1164.all;
entity THUNDERBIRD is
  port (L, R, H, CLK : in std logic;
        LC, LB, LA, RA, RB, RC : out std logic);
end THUNDERBIRD;
architecture BEHAVE of THUNDERBIRD is
  type STATE_TYPE is (S0, S1, S2, S3, S4, S5, S6, S7);
  signal CURRENT_STATE, NEXT_STATE : STATE_TYPE;
  process (CURRENT STATE, L, R, H)
    variable INPUTS : std logic vector(2 downto 0);
  begin
    INPUTS := L&R&H;
    case CURRENT STATE is
      when S0 \Rightarrow if (INPUTS = "000") then
                    NEXT STATE <= S0;
                  elsif \overline{\text{(INPUTS}} = "100") then
                    NEXT STATE <= S1;
                  elsif (INPUTS = "010") then
                    NEXT STATE <= S4;
                  else
                    NEXT STATE <= S7;
                  end if;
      when S1 \Rightarrow if (INPUTS(0) = '1') then
                   NEXT STATE <= S7;
                  elsif (INPUTS = "100") then
                    NEXT STATE <= S2;
                  else
                    NEXT STATE <= S0;
                  end if;
      when S2 \Rightarrow if (INPUTS(0) = '1') then
                    NEXT STATE <= S7;
                  elsif (INPUTS = "100") then
                    NEXT STATE <= S3;
                  else
                    NEXT STATE <= S0;
                  end if;
       when S3|S6 \Rightarrow if (INPUTS(0) = '1') then
                    NEXT STATE <= S7;
                  else
                    NEXT STATE <= S0;
                  end if;
       when S4 \Rightarrow if (INPUTS(0) = '1') then
                    NEXT STATE <= S7;
                  elsif (INPUTS = "010") then
                    NEXT STATE <= S5;
                  else
                    NEXT STATE <= S0;
                  end if;
       when S5 \Rightarrow if (INPUTS(0) = '1') then
                    NEXT STATE <= S7;
                  elsif \overline{\text{(INPUTS}} = "010") then
                    NEXT STATE <= S6;
                  else
                    NEXT STATE <= S0;
                  end if;
       when S7 => NEXT STATE <= S0;
     end case;
   end process;
```

```
process (CLK)
   if (CLK'event and CLK = '1') then
     CURRENT_STATE <= NEXT_STATE;
   end if;
  end process;
  process (CURRENT_STATE)
  begin
    LC <= '0'; LB <= '0'; LA <= '0';
    RA <= '0'; RB <= '0'; RC <= '0';
    case CURRENT STATE is
     when S0 \Rightarrow null;
     when S1 => LA <= '1';
     when S2 => LA <= '1'; LB <= '1';
      when S3 \Rightarrow LA \Leftarrow '1'; LB \Leftarrow '1'; LC \Leftarrow '1';
      when S4 => RA <= '1';
     when S5 => RA <= '1'; RB <= '1';
     when S6 => RA <= '1'; RB <= '1'; RC <= '1';
     when S7 => LA <= '1'; LB <= '1'; LC <= '1';
                 RA <= '1'; RB <= '1'; RC <= '1';
    end case;
  end process;
end BEHAVE;
```