The University of Alabama in Huntsville ECE Department CPE 526 01 Midterm Exam March 6, 2014

Name:	

1. (15 points) Write a function, weaken, that maps a standard-logic value to the same value, but with weak drive strength. Thus, '0' and 'L' are mapped to 'L', '1' and 'H' are mapped to 'H', 'X' and 'W' are mapped to 'W' and all other values are unchanged.

2. (8 points) Write the equivalent process for the conditional signal assignment statement

(1 point) ______ delay is the delay which represents gate delay in VHDL
(1 point) A process is triggered whenever an event occurs on a signal that is in the

____ of the process.

- 5. (1 point) In order to specify edge behavior the _____ attribute is used in concurrent statements.
- 6. (1 point) _____(True or False) A D flip-flop and a D latch have the same behavior.
- 7. (1 point) _____ (True or False) It is possible to make aggregate assignments in VHDL.

8. (15 points) A 4-bit magnitude comparator chip compares two unsigned 4-bit numbers A and B and produces outputs to indicate whether A < B, A = B, or A > B. There are three output signals to indicate each of the above conditions. Note that exactly one of the output lines will be high and the other two lines will be low at any time. Write a behavioral VHDL model for the 4-bit comparator.

```
entity COMPARE is
  port (A : in bit_vector (3 downto 0);
        B : in bit_vector (3 downto 0);
        LT, EQ, GT : out bit);
end entity COMPARE;
```

9. (17 points) Develop a VHDL model of a 14-bit counter with parallel load inputs using instances of the 4-bit counter whose entity is given. Ensure that any unused inputs are properly connected to a constant driving value.

10. (20 points) Given the following VHDL, indicate all transactions and events. Give the values of A, B, C, D, E, and F each time a change occurs. Carry this out until no further change occurs. entity PROB is

```
port (D : inout bit);
end PROB;
architecture PROB of PROB is
  signal A, B, C, E, F : bit;
begin
 process
   A <= '1' after 5 ns, '0' after 12
ns;
    wait;
  end process;
  P1: process (A, C)
  begin
   B <= A after 2 ns;
   E <= C after 7 ns;
  end process P1;
  C1: C <= transport A and B after 6
  P2: process (C, E)
  begin
    {\tt F} <= reject 3 ns inertial C and E
         after 5 ns;
  end process P2;
  C2: D <= A or B or C or F after 2 ns;
end PROB;
```

Time	Α	В	С	D	Ε	F
0 ns	0	0	0	0	0	0
5 ns	1	0	0	0	0	0
L						

<u>Time Event Processes Triggered Scheduled Transactions Event?</u>

Scheduling Rules	Transport	Inertial
New before existing	Overwrite existing	Overwrite existing
New after existing	Append new	If $v_{new} = v_{existing}$, append new
		Elsif t _{new} -t _{existing} > reject append new
		Else overwrite existing

11. (10 points) Draw the state diagram for the following state machine. Is it a Moore machine or a Mealy machine?

```
entity STATE MACHINE is
 port (SIG IN ; in bit; CLK, RST : in bit;
        SIG OUT : out bit);
end STATE MACHINE;
architecture STATE MACHINE of STATE MACHINE is
  type STATE TYPE is (A, B, C, D, E);
  signal CURRENT_STATE, NEXT_STATE : STATE_TYPE;
 process (SIG IN, CURRENT STATE)
 begin
    SIG OUT <= '0';
    NEXT STATE <= C;
    case CURRENT STATE
      when A =>
        if SIG IN = '0' then
         NEXT STATE <= C;
          SIG OUT <= '1';
          NEXT_STATE <= D;</pre>
        end if;
      when B =>
        if SIG IN = '0' then
         NEXT STATE <= B;
          NEXT STATE <= C;
        end if;
         SIG OUT <= '1';
      when C =>
        if SIG IN = '1' then
         SIG OUT <= '1';
          NEXT_STATE <= A;</pre>
        else
          NEXT STATE <= B;
        end if;
         SIG OUT <= '1';
      when D =>
        if SIG IN = '0' then
         NEXT STATE <= E;
        end if;
      when \mathbb{E} =>
        if SIG IN = '1' then
          NEXT_STATE <= C;</pre>
        end if;
    end case;
 end process;
 process (CLK)
 begin
    if (RST = '0') THEN
      CURRENT STATE <= A;
    elsif (CLK'event and CLK = '1') then
      CURRENT STATE <= NEXT STATE;
    end if;
 end process;
end STATE MACHINE;
```

- 12. (10 points) Write a VHDL description for a rising edge D-type edge-triggered flip-flop with synchronous set and reset inputs active high and two outputs. Label the data, clock, set and reset inputs, d, c, s, and r, respectively. s and r cannot simultaneously be active.
 - a. (3 points) Write an entity.
 - b. (7 points) Write a synthesizable behavioral architecture.