The University of Alabama in Huntsville ECE Department CPE 526 01 Midterm Exam Solution Spring 2014

1. (20 points) Write a function, weaken, that maps a standard-logic value to the same value, but with weak drive strength. Thus, '0' and 'L' are mapped to 'L', '1' and 'H' are mapped to 'H', 'X' and 'W' are mapped to 'W' and all other values are unchanged.

```
library ieee;
use ieee.std logic 1164.all;
package MINE is
  function WEAKEN (I : std logic) return std logic;
end package MINE;
package body MINE is
  function WEAKEN (I : std logic) return std logic is
    variable TEMP : std logic;
  begin
    case I is
      when '0' | 'L' => TEMP := 'L';
      when '1' | 'H' => TEMP := 'H';
      when 'X' | 'W' => TEMP := 'W';
      when others => TEMP := I;
    end case;
   return TEMP;
   end WEAKEN;
end MINE;
```

2. (10 points) Write the equivalent process for the conditional signal assignment statement

```
with bit vector'(s, r) select
  Q \leq unaffected when "00",
       '0' when "01",
       '1' when "10" | "11";
entity SR is
  port (S, R : in bit;
        Q : out bit);
end SR;
architecture SEQUENTIAL of SR is
begin
  process (S, R)
  begin
    case bit vector'(S, R) is
      when "01" => Q <= '0';</pre>
      when "10" | "11" => 0 \le 11';
      when others => null;
    end case;
  end process;
end SEQUENTIAL;
```

- 3. (1 point) _Inertial_ delay is the delay which represents gate delay in VHDL
- (1 point) A process is triggered whenever an event occurs on a signal that is in the _sensitivity list_ of the process.
- (1 point) In order to specify edge behavior the <u>'STABLE</u> attribute is used in concurrent statements.
- 6. (1 point) **_False_**(True or False) A D flip-flop and a D latch have the same behavior.
- 7. (1 point) _True_ (True or False) It is possible to make aggregate assignments in VHDL.
- 8. (15 points) A 4-bit magnitude comparator chip compares two unsigned 4-bit numbers A and B and produces outputs to indicate whether A < B, A = B, or A > B. There are three output signals to indicate each of the above conditions. Note that exactly one of the output lines will be high and the other two lines will be low at any time. Write a behavioral VHDL model for the 4-bit comparator.

```
entity COMPARE is
  port (A : in bit vector (3 downto 0);
        B : in bit vector (3 downto 0);
        LT, EQ, GT : out bit);
end entity COMPARE;
architecture BEHAV2 of COMPARE is
begin
  process (A, B)
  begin
    LT <= '0';
    GT <= '0';
    EO <= '0';
    if (A = B) then
     EQ <= '1';
    elsif (A < B) then
      LT <= '1';
    else
      GT <= '1';
    end if;
  end process;
end BEHAV2;
architecture BEHAV3 of COMPARE is
begin
    GT <= '1' when A > B else '0';
    LT <= '1' when A < B else '0';
    EQ \ll 11' when A = B else '0';
end BEHAV3;
```

9. (20 points) Develop a VHDL model of a 14-bit counter with parallel load inputs using instances of the 4-bit counter whose entity is given. Ensure that any unused inputs are properly connected to a constant driving value.

```
entity COUNTER is
  port (CLK N, LOAD EN, RESET : in std ulogic;
        D : in std ulogic vector (3 downto 0);
        Q : out std ulogic vector (3 downto 0));
end entity COUNTER;
library ieee;
use ieee.std logic 1164.all;
use WORK.all;
entity COUNTER 14 is
  port (D : in std ulogic vector (13 downto 0);
        CLK N : in std ulogic;
        LOAD EN : in std ulogic;
        RESET : in std ulogic;
        Q : out std ulogic vector (13 downto 0));
end COUNTER 14;
architecture STRUCT of COUNTER 14 is
  signal TEMP : std ulogic vector (13 downto 0);
  signal LOAD : std ulogic;
  signal LOAD DATA : std ulogic vector (13 downto 0);
  signal USELESS : std ulogic vector (1 downto 0);
begin
  C3 : entity COUNTER
         port map (CLK N => TEMP(11), LOAD EN => LOAD, RESET => RESET,
                    Q(3 downto 2) => USELESS,
                    Q(1 \text{ downto } 0) \implies \text{TEMP}(13 \text{ downto } 12),
                    D(3) \implies '0', D(2) \implies '0',
                    D(1 downto 0) => LOAD DATA(13 downto 12));
  C2 : entity COUNTER
         port map (CLK N => TEMP(7), LOAD EN => LOAD, RESET => RESET,
                    Q \implies \text{TEMP}(11 \text{ downto } 8),
                    D => LOAD DATA(11 downto 8));
  C1 : entity COUNTER
         port map (CLK N => TEMP(3), LOAD EN => LOAD, RESET => RESET,
                    Q => TEMP(7 \text{ downto } 4),
                    D => LOAD DATA(7 downto 4));
  C0 : entity COUNTER
         port map (CLK N => CLK N, LOAD EN => LOAD, RESET => RESET,
                    Q = \overline{P} TEMP(3 downto 0),
                    D => LOAD DATA(3 downto 0));
  LOAD <= '1' when RESET = \overline{1} else
           '1' when TEMP(13 downto 0) = "1111111111111" else
          LOAD EN;
  LOAD DATA <= "0000000000000" when RESET = '1' else
        "00000000000000" when TEMP(13 downto 0) = "11111111111111" else
        LOAD DATA;
  Q \ll TEMP;
end STRUCT;
```

10. (20 points) Given the following VHDL, indicate all transactions and events. Give the values of A, B, C, D, E, and F each time a change occurs. Carry this out until no further change occurs.

```
entity PROB is
 port (D : inout bit);
end PROB;
architecture PROB of PROB is
  signal A, B, C, E, F : bit;
begin
  process
    A <= '1' after 5 ns, '0' after 12
ns;
    wait;
  end process;
  P1: process (A, C)
  begin
    B <= A after 2 ns;
E <= C after 7 ns;
  end process P1;
  C1: C <= transport A and B after 6
ns;
  P2: process (C, E)
  begin
    \tilde{F} <= reject 3 ns inertial C and E
         after 5 ns;
  end process P2;
  C2: D <= A or B or C or F after 2 ns;
end PROB;
```

-						
Time	Α	В	С	D	Е	F
0 ns	0	0	0	0	0	0
5 ns	1	0	0	0	0	0
7 ns	1	1	0	1	0	0
12 ns	0	1	0	1	0	0
13 ns	0	1	1	1	0	0
14 ns	0	0	1	1	0	0
18 ns	0	0	0	1	0	0
20 ns	0	0	0	0	0	0

<u>Time</u>	<u>Event</u>	Processes	Scheduled Transactions	Event?
		Triggered		
5 ns	$A \rightarrow '1'$	P1	B ('1', 7 ns)	Y
			E ('0' 12 ns)	N
		C1	C ('0' 11ns)	N
		C2	D ('1', 7 ns)	Y
7 ns	$B \rightarrow '1'$	C1	C ('1', 13 ns) appended	Y
		C2	D ('1', 9 ns)	N
	$D \rightarrow '1'$	none		
12 ns	A→ '0'	P1	B ('0', 14 ns)	Y
			E ('0', 19 ns) overwritten by E ('1', 20ns)	N
		C1	C ('0', 18 ns) appended	Y
		C2	D ('1', 14 ns)	N
13 ns	$C \rightarrow '1'$	P1	B ('0', 15 ns)	N
			E ('1', 20 ns) overwritten by E ('0', 25 ns)	Y
		P2	F ('0', 18 ns)	N
		C2	D ('1', 15 ns)	N
14 ns	$B \rightarrow '0'$	C1	C ('0', 20ns) appended	N
		C2	D ('1', 16 ns)	N
18 ns	$C \rightarrow '0'$	P1	B ('0', 20 ns)	N
			E ('0', 25 ns)	N
		P2	F ('0', 23 ns) appended	N
		C2	D ('0', 20 ns) appended	Y
20 ns	D→ '0'	none		

Scheduling Rules	Transport	Inertial
New before existing	Overwrite existing	Overwrite existing
New after existing	Append new	If v _{new} = v _{existing} , append new
		Elsif t _{new} -t _{existing} > reject append new
		Else overwrite existing

```
11. (10 points) Draw the state diagram for the following state machine. Is it a Moore machine or a Mealy machine? Mealy
```

```
entity STATE MACHINE is
  port (SIG IN ; in bit; CLK, RST : in bit;
        SIG OUT : out bit);
end STATE MACHINE;
architecture STATE MACHINE of STATE MACHINE is
  type STATE TYPE is (A, B, C, D, E);
  signal CURRENT STATE, NEXT STATE : STATE TYPE;
begin
  process (SIG IN, CURRENT STATE)
  begin
    SIG OUT <= '0';
    NEXT STATE <= C;
    case CURRENT STATE
      when A =>
                                    1/0
                                                  0/1
        if SIG IN = '0' then
          NEXT STATE <= C;
                                                         0/1
          SIG OUT <= '1';
        else
                                           1/0
                                   D
          NEXT_STATE <= D;
        end if;
                                                           1/1
      when B =>
                                   0.0
        if SIG IN = '0' then
                                                  d/0
          NEXT STATE <= B;
                                            E
        else
          NEXT STATE <= C;
        end if;
          SIG OUT <= '1';
      when C =>
        if SIG IN = '1' then
          SIG OUT <= '1';
          NEXT_STATE <= A;
        else
          NEXT STATE <= B;
        end if;
          SIG OUT <= '1';
      when D =>
        if SIG IN = '0' then
          NEXT STATE <= E;
        end if;
      when E =>
        if SIG IN = '1' then
          NEXT_STATE <= C;
        end if;
    end case;
  end process;
  process (CLK)
  begin
    if (RST = 0') THEN
      CURRENT STATE <= A;
    elsif (CLK'event and CLK = '1') then
      CURRENT STATE <= NEXT STATE;
    end if;
  end process;
end STATE MACHINE;
```

CPE 526

Midterm Exam Solution

(10 points) Write a VHDL description for a rising edge D-type edge-triggered flip-flop with synchronous set and reset inputs active high and two outputs. Label the data, clock, set and reset inputs, d, c, s, and r, respectively. s and r cannot simultaneously be active.
 a. (3 points) Write an entity.

b. (7 points) Write a synthesizable behavioral architecture.

```
library ieee;
use ieee.std logic 1164.all;
entity DFF SYNTH is
 port (D, C, S, R : in std logic;
       Q, QB : out std logic);
end DFF SYNTH;
architecture SYNTH of DFF SYNTH is
  signal TEMP : std logic;
begin
  process (c)
 begin
   if (C'event and C = '1') then
     if (S = '1') then
       TEMP <= '1';
      elsif (R = '1') then
       TEMP <= '0';
      else
        TEMP \leq D;
     end if;
    end if;
  end process;
  Q \ll TEMP;
  QB <= not TEMP;
end SYNTH;
```