
The University of Alabama in Huntsville ECE Department CPE 526 01 Midterm Exam February 25, 2016

Name: ______

1. (15 points) Write a VHDL function that accepts a std_logic_vector of arbitrary length and an integer that specifies the number of bits the std_logic_vector is to be rotated to the left and returns the rotated std_logic_vector. Issue an error message if the integer is greater than the length of the input. Make no assumptions about the range of the indices. For example:

Input: 0101111, 2 Output: 0111101 2. (10 points) . (6 points) Translate the following VHDL to two with-select-when statements:

```
case state is
  when idle => a <= "11"; b <= "00";
  when terminate | increase => a <= "01"; b <= "--";
  when maintain | decrease => a <= "10"; b <= "11";
  when others => a <= "11"; b <= "01";
end case;</pre>
```



- 4. (1 point) ______ is an example of an unconstrained array.
- 5. (1 point) _____ (True or False)Multiple assignments to a signal within a process can cause that signal to have multiple drivers.
- 6. (1 point) _____ (True or False) A process may have both a sensitivity list and wait statements
- 7. (1 point) _____ (True or False) Functions are primary design units.

CPE 526

Midterm Exam

8. (15 points) Design a system which has as its inputs a number from 1 to 10 and provides as its outputs (eight of them) the signals to drive the following display. The inputs are labeled w, x, y, and z and are normal binary. The input combinations 0000, 1011, 1100, 1101, 1110, and 1111 will never occur; they are to be treated as don't cares. The display allows for the representation of Roman numerals (except that IIX is used to represent 8, whereas it is normally written as VIII). There are a total of eight segments in the display, labeled A through H, as shown. To light a segment, a 1 is placed on the appropriate display input (r7, r6, r5, r4, r3, r2, r1, r0). The following illustration shows all digits as they should be coded for each of these, with a lit segment represented by a bold line and an unlit segment represented by a dashed line.


2 3 10

Use the following entity

```
entity roman is
   port (d : in std_logic_vector (3 downto 0);
        r : out std_logic_vector (7 downto 0));
end entity roman;
```

Midterm Exam

9. (18 points) A description of a 74194 4-bit bi-directional shift register follows: The CLRb input is asynchronous and active low and overrides all the other control inputs. All other state changes occur following the rising edge of the clock. If the control inputs S1 = S0 = 1, the register is loaded in parallel. If S1 = 1 and S0 = 0, the register is shifted right and SDR (serial data right) is shifted into Q3. IF S1 = 0 and S0 = 1, the register is shifted left and SDL is shifted into Q0. If S1 = S0 = 0, no action occurs. Use 74194s to build an 8-bit bi-directional shift register that has 3 select lines. The operation of the register is specified by the table below.



sel	Operation
000	No Change
001	Shift Left serial input
010	Shift Right, serial input
011	Load
100	No Change
101	Rotate Left
110	Rotate Right
111	Load Zeros

```
entity shifter is
  port (x : in std_logic_vector (7 downto 0);
        y : out std_logic_vector (7 downto 0);
        r, l, clrb : in std_logic;
        clock : in std_logic;
        sel : in std_logic_vector (2 downto 0));
end entity shifter;
```

Midterm Exam

10. (17 points) Given the following VHDL, indicate all transactions and events. Give the values of A, B, C, D, E, and F each time a change occurs. Carry this out until no further change occurs.

entity PROB is
<pre>port (D : inout bit);</pre>
end PROB;
architecture PROB of PROB is
<pre>signal A, B, C, E, F : bit;</pre>
begin
process
A <= `1' after 5 ns, `0' after 10 ns;
wait;
end process;
P1: process (A, C)
begin
B <= A after 2 ns;
E <= transport C after 5 ns;
end process P1;
C1: C <= transport A and B after 6 ns;
P2: process (C, E)
begin
F <= reject 3 ns inertial C and E
after 5 ns;
end process P2;
C2: D <= A or B or C or F after 2 ns;
end PROB;
<u>Time</u> Event Processes Triggered Scheduled Trans

Time	Α	В	С	D	Е	F
0 ns	0	0	0	0	0	0
5 ns	1	0	0	0	0	0
	I					

Time	Event	Processes Triggered	Scheduled Transactions	Event?

Scheduling Rules	Transport	Inertial	
New before existing	Overwrite existing	Overwrite existing	
New after existing Append new		If $v_{new} = v_{existing}$, append new Elsif t_{new} - $t_{existing}$ > reject append new	
		Else overwrite existing	

11. (10 points) Draw the state diagram for the following state machine. Is it a Moore machine or a Mealy machine?

```
library ieee;
use ieee.std logic 1164.all;
entity ALARM is
  port (CLK, FS, MS, R, C : in std logic;
        FM, MM : out std logic);
end ALARM;
architecture SYNTH of ALARM is
  type STATE TYPE is (S_init, S_wait, S_front,
                       S motion, S MM1, S MM2);
  signal CURRENT STATE, NEXT STATE : STATE TYPE;
begin
 process(CLK, R)
 begin
    if (R = '1') then
      CURRENT STATE <= S init;
    elsif (CLK'event and CLK = '1') then
      CURRENT_STATE <= NEXT_STATE;
    end if;
  end process;
  process (FS, MS, C, CURRENT STATE)
  begin
    case CURRENT STATE is
      when S init => NEXT STATE <= S wait;</pre>
      when S wait => if (FS = '1') then
                        NEXT STATE <= S front;
                      elsif (MS = '1') then
                        NEXT STATE <= S_motion;
                      end if;
      when S_front => if (C = '1') then
                         NEXT STATE <= S wait;
                       else
                         NEXT STATE <= S front;
                       end if;
      when S motion => NEXT STATE <= S MM1;
      when S MM1 => NEXT STATE <= S MM2;</pre>
      when S MM2 => NEXT STATE <= S wait;</pre>
    end case;
  end process;
  process (CURRENT_STATE)
  begin
    case CURRENT STATE is
      when S init | S wait => FM <= '0'; MM <= '0';</pre>
      when S front => FM <= '1'; MM <= '0';</pre>
      when S motion => FM <= '0'; MM <= '1';
      when S MM1 | S MM2 => FM <= '0'; MM <= '1';</pre>
    end case;
  end process;
end SYNTH;
```

12. (10 points) Write a VHDL entity (3 points) and architecture (7 points) of a two-input OR gate with the generics, TPLH and TPHL, which reflect the time for the output to make a low to high or high to low transition, respectively.