

**The University of Alabama in Huntsville**  
**ECE Department**  
**CPE 426 01**  
**Midterm Exam Solution**  
**Spring 2020**

1. (20 points)

a.(12 points) Write a VHDL function that has inputs `vect` of type `std_logic_vector`, `sub` of type `std_logic_vector`, and `ins_pos` of type natural. You may assume that `vect` has the form `std_logic_vector(vect'length-1 downto 0)` and `sub` has the form `std_logic_vector(sub'length-1 downto 0)`. The function creates a new vector that is the size of `vect` plus `sub`. If `ins_pos = 0`, `sub` is appended to `vect` and if `ins_pos = 1`, `sub` is prepended to `vect`. Output an error if `ins_pos` doesn't equal 0 or 1.

b. (8 points) Show an architecture that includes three calls to the function with the following properties. 1 – appends (inserts after), 2 – prepends(inserts before), 3 – triggers error message.

```
library ieee;
use ieee.std_logic_1164.all;
package needit is
    function pre_app(vect : in std_logic_vector; sub : in std_logic_vector;
                    ins_pos : in natural) return std_logic_vector;
end needit;
package body needit is
    function pre_app(vect : in std_logic_vector; sub : in std_logic_vector;
                    ins_pos : in natural)
        return std_logic_vector is
        variable result : std_logic_vector(vect'length + sub'length - 1 downto 0);
    begin
        if (ins_pos = 0) then
            result := vect & sub;
        elsif (ins_pos = 1) then
            result := sub & vect;
        else
            report "invalid value of ins_pos";
        end if;
        return result;
    end pre_app;
end package body needit;

use work.needit.all;
library ieee;
use ieee.std_logic_1164.all;
entity test_pre_app is
end test_pre_app;

architecture mine of test_pre_app is
begin
    process
        variable a : std_logic_vector(10 downto 0) := "00000011100";
        variable b : std_logic_vector(3 downto 0) := "0010";
        variable c : std_logic_vector(14 downto 0);
    begin
        c := pre_app(a, b, 0);
        wait for 10 ns;
        c := pre_app(a, b, 1);
        wait for 10 ns;
        c := pre_app(a, b, 2);
        wait;
    end process;
end mine;
```

2.(13 points) Modify the following VHDL model by adding an enable input. When enable = '0', the outputs are set to "ZZZZ" and as specified when enable = '1'. Further, translate the process into concurrent signal assignment statements that include the new functionality.

```

library ieee;
use ieee.std_logic_1164.all;

entity TWO_TO_4_DEC is
  generic(DEL: TIME);
  port(I: in  std_logic_vector(1 downto 0);
       EN : in std_logic;
       O: out std_logic_vector(3 downto 0));
end TWO_TO_4_DEC;

architecture ALG of TWO_TO_4_DEC is
begin
  process(I)
  begin
    if (EN = '0') then
      O <= "ZZZZ";
    elsif(EN = '1') then
      case I is
        when "00" => O<= "0001" after DEL;
        when "01" => O<= "0010" after DEL;
        when "10" => O<= "0100" after DEL;
        when "11" => O<= "1000" after DEL;
      end case;
    end if;
  end process;
end ALG;

```

```

library ieee;
use ieee.std_logic_1164.all;

entity TWO_TO_4_DEC is
  generic(DEL: TIME);
  port(I: in  std_logic_vector(1 downto 0);
       EN : in std_logic;
       O: out std_logic_vector(3 downto 0));
end TWO_TO_4_DEC;

architecture ALG of TWO_TO_4_DEC is
  signal O_INT : std_logic_vector(3 downto 0);
begin
  O_INT <= "0001" after DEL when I = "00" else
    "0010" after DEL when I = "01" else
    "0100" after DEL when I = "10" else
    "1000" after DEL when I = "11" else
    O_INT;
  O <= "ZZZZ" when EN = '0' else
    O_INT when EN = '1';
end ALG;

```

3. (15 points) Write a VHDL description for a D-type latch with an asynchronous active low reset, *r*, and an active high clock, *clk*. Create three generics – TPDQ, TPCQ and TPRQ which represent the propagation delay from *d*, *clk*, and *r*, respectively.

- a. (5 points) Write an entity using std\_logic inputs and outputs.  
b. (10 points) Write a behavioral architecture

```
library ieee;
use ieee.std_logic_1164.all;

entity DLATCH is
    generic (TPDQ, TPCQ, TPRQ : time);
    port (d, clk, r : in std_logic;
          q, qb : out std_logic);
end entity DLATCH;

architecture DLATCH of DLATCH is
    signal q_temp : std_logic;
begin
    process(d, clk, r)
    begin
        if (r = '0' and r'event) then
            q_temp <= '0' after TPRQ;
        elsif (clk = '1' and d'event) then
            q_temp <= d after TPDQ;
        elsif (clk = '1' and clk'event) then
            q_temp <= d after TPCQ;
        end if;
    end process;
    q <= q_temp;
    qb <= not q_temp;
end DLATCH;
```

4. (12 points) Construct an 8 bit ALU using two 4- bit ALUs (entity shown below).

- a. (4 points) Entity  
b. (8 points) Architecture

```
library ieee;
use ieee.std_logic_1164.all;
entity ALU is
    generic (DEL: TIME);
    port (A,B: in std_logic_vector(3 downto 0); CI: in std_logic;
          FSEL: in std_logic_vector(1 downto 0);
          F: out std_logic_vector(3 downto 0); COUT: out std_logic);
end ALU;

library ieee;
use ieee.std_logic_1164.all;
entity ALU8 is
    generic (DEL : TIME);
    port (A, B : in std_logic_vector(7 downto 0); CI : in std_logic;
          FSEL : in std_logic_vector(1 downto 0);
          F : out std_logic_vector(7 downto 0); COUT : out std_logic);
end ALU8;

architecture ALU8 of ALU8 is
    signal TEMP : std_logic;
begin
    U0 : entity work.ALU generic map (DEL)
        port map (A => A(3 downto 0), B => B(3 downto 0), CI => CI, FSEL => FSEL,
                  F => F(3 downto 0), COUT => TEMP);
    U1 : entity work.ALU generic map (DEL)
        port map (A => A(7 downto 4), B => B(7 downto 4), CI => TEMP, FSEL => FSEL,
                  F => F(7 downto 4), COUT => COUT);
end ALU8;
```

5. (20 points) Given the following VHDL, indicate all transactions and events. Give the values of A, B, C, D, E, and F each time a change occurs. Carry this out until no further change occurs.

```

entity prob is
  port (D : out bit);
end prob;

architecture PROB of PROB is
  signal A, B, C, E, F : bit;
begin
  process
    A <= '1' after 5 ns;
    wait;
  end process;
  P1: process (F, C)
  begin
    B <= F after 4 ns;
    E <= C after 6 ns;
  end process P1;
  C1: C <= transport A or B
    after 3 ns;
  P2: process (C, E)
  begin
    F <= (C xor E) after 4 ns;
  end process P2;
  C2: D <= F xor (B and C) after 2 ns;
end PROB;

```

| Time  | A | B | C | D | E | F |
|-------|---|---|---|---|---|---|
| 0 ns  | 0 | 0 | 0 | 0 | 0 | 0 |
| 5 ns  | 1 | 0 | 0 | 0 | 0 | 0 |
| 8 ns  | 1 | 0 | 1 | 0 | 0 | 0 |
| 12 ns | 1 | 0 | 1 | 0 | 0 | 1 |
| 14 ns | 1 | 0 | 1 | 1 | 1 | 1 |
| 16 ns | 1 | 1 | 1 | 1 | 1 | 1 |
| 18 ns | 1 | 1 | 1 | 0 | 1 | 0 |
| 20 ns | 1 | 1 | 1 | 1 | 1 | 0 |
| 22 ns | 1 | 0 | 1 | 1 | 1 | 0 |
| 24 ns | 1 | 0 | 1 | 0 | 1 | 0 |
|       |   |   |   |   |   |   |
|       |   |   |   |   |   |   |
|       |   |   |   |   |   |   |
|       |   |   |   |   |   |   |
|       |   |   |   |   |   |   |
|       |   |   |   |   |   |   |

| Time  | Event | Processes Triggered | Scheduled Transactions | Event? |
|-------|-------|---------------------|------------------------|--------|
| 5 ns  | A → 1 | C1                  | C (1, 8)               | Y      |
| 8 ns  | C → 1 | P1                  | B (0, 12)              | N      |
|       |       | P1                  | E (1, 14)              | Y      |
|       |       | P2                  | F (1, 12)              | Y      |
|       |       | C2                  | D (0, 10)              | N      |
| 12 ns | F → 1 | P1                  | B (1, 16)              | Y      |
|       |       | P1                  | E (1, 18)              | N      |
|       |       | C2                  | D (1, 14)              | Y      |
| 14 ns | D → 1 | none                |                        |        |
|       | E → 1 | P2                  | F (0, 18)              | Y      |
| 16 ns | B → 1 | C1                  | C (1, 19)              | N      |
|       |       | C2                  | D (0, 18)              | Y      |
| 18 ns | D → 0 | none                |                        |        |
|       | F → 0 | P1                  | B (0, 22)              | Y      |
|       |       | P1                  | E (1, 24)              | N      |
|       |       | C2                  | D (1, 20)              | Y      |
| 20 ns | D → 1 | none                |                        |        |
| 22 ns | B → 0 | C1                  | C (1, 25)              | N      |
|       |       | C2                  | D (0, 24)              | Y      |
| 24 ns | D → 0 | none                |                        |        |

| Scheduling Rules    | Transport          | Inertial                                                                                                                                               |
|---------------------|--------------------|--------------------------------------------------------------------------------------------------------------------------------------------------------|
| New before existing | Overwrite existing | Overwrite existing                                                                                                                                     |
| New after existing  | Append new         | If $v_{\text{new}} = v_{\text{existing}}$ , append new<br>Elself $t_{\text{new}} - t_{\text{existing}} >$ reject append new<br>Else overwrite existing |

6. (15 points) Draw the state diagram for the following state machine. You may omit reset from all the arcs.

```

library ieee;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;

entity TAPE_PLAYER is
  port (PL, RE, FF, ST, M : in std_logic;
        P, F, R : out std_logic;
        COUNT : out unsigned (15 downto 0);
        RESET, CLK : in std_logic);
end TAPE_PLAYER;

architecture BEHAV of TAPE_PLAYER is
  type STATE_TYPE is (INIT, PUSHPLAY, PP_RE1, PP_REW, PP_FF1, PP_FF1R, PLAY);
  signal STATE : STATE_TYPE;
  signal INT_COUNT : unsigned (15 downto 0);
begin
  process (RESET, CLK)
  begin
    if (RESET = '1') then
      STATE <= INIT;
    elsif (CLK'event and CLK = '1') then
      if (STATE = INIT) then
        if (PL = '1') then
          STATE <= PUSHPLAY;
        end if;
        INT_COUNT <= "0000000000000000";
      elsif (STATE = PUSHPLAY) then
        if (PL = '0' or ST = '1') then
          STATE <= INIT;
        else
          if (RE = '1') then
            STATE <= PP_RE1;
          elsif (FF = '1') then
            STATE <= PP_FF1;
          else
            STATE <= PLAY;
          end if;
        end if;
        INT_COUNT <= "0000000000000000";
      elsif (STATE = PP_RE1) then
        if (PL = '0' or ST = '1') then
          STATE <= INIT;
        else
          if (RE = '0') then
            STATE <= PP_REW;
          else
            STATE <= PP_RE1;
          end if;
        end if;
        INT_COUNT <= "0000000000000000";
      elsif (STATE = PP_REW) then
        if (ST = '1') then
          STATE <= INIT;
        end if;
      end if;
    end if;
  end process;
end architecture BEHAV;

```


```

    else
        if (M = '1') then
            STATE <= PP_REW;
        else
            STATE <= INIT;
        end if;
    end if;
    INT_COUNT <= INT_COUNT + 1;
elseif (STATE = PP_FF1) then
    if (PL = '0' or ST = '1') then
        STATE <= INIT;
    else
        if (FF = '0') then
            STATE <= PP_FFOR;
        else
            STATE <= PP_FF1;
        end if;
    end if;
    INT_COUNT <= "0000000000000000";
elseif (STATE = PP_FFOR) then
    if (ST = '1') then
        STATE <= INIT;
    else
        if (M = '1') then
            STATE <= PP_FFOR;
        else
            STATE <= INIT;
        end if;
    end if;
    INT_COUNT <= INT_COUNT + 1;
elseif (STATE = PLAY) then
    if (ST = '1') then
        STATE <= INIT;
    else
        STATE <= PLAY;
    end if;
    INT_COUNT <= INT_COUNT + 1;
end if;
end if;
COUNT <= INT_COUNT;
end process;

P <= '1' when STATE = PLAY else '0';
F <= '1' when STATE = PP_FFOR else '0';
R <= '1' when STATE = PP_REW else '0';

end BEHAV;

```



7. (1 point) Transport delay represents wire delay.
8. (1 point) c Multiple Choice: Which of the following cannot occur inside a process?  
a. Signal Assignment b. Variable Declaration c. Signal Declaration
9. (1 point) A procedure is used when you have multiple return values.
10. (1 point) A process is triggered whenever a signal in its sensitivity list has an event on it.
11. (1 point). False (True or False) All sequential statements are synthesized into sequential circuits.