The University of Alabama in Huntsville ECE Department EE 202 – 02 Fall 2013 Final Exam Solution

J	Κ	Q(t+1)
0	0	Q(t)
0	1	0
1	0	1
1	1	Q'(t)

D	Q(t+1)
0	0
1	1

Т	Q(t+1)
0	Q(t)
1	Q'(t)

- (1 point) A <u>counter</u> is essentially a register that goes through a predetermined sequence of binary states.
- 2. (1 point) A <u>_characteristric equation</u> specifies the next state as a function of the present state and inputs.
- (1 point) Moore and Mealy models of a sequential circuit are commonly referred to as a _finite state machines_,
- 4. (1 point) List one keyword found in a Verilog model _module, wire, input, output, etc._.
- 5. (1 point) <u>Complements</u> are used in digital computers to simplify the subtraction operation and for logical manipulation.
- 6. (5 points Convert (6401325₇) to decimal:

$6401325_7 = 6 \times 7^6 + 4 \times 7^5 + 0 \times 7^4 + 1 \times 7^3 + 3 \times 7^2 + 2 \times 7^1 + 5 \times 7^0 = 773,631$

(10 points) Convert decimal +273 and +451 to binary, using the signed-2's-complement representation and enough digits to accommodate the numbers. Then perform the binary equivalent of (+273) + (-451). Convert the answer back to decimal and verify that it is correct.

```
\begin{array}{l} +273 = 1 \times -512 + 1 \times 256 \ 0 \times 128 + 0 \times 64 + 0 \times 32 + 1 \times 16 + 0 \times 8 + 0 \times 4 + 0 \times 2 + 1 \times 1 \\ = 00\ 0010\ 0101 \\ +451 = 1 \times -512 + 0 \times 256\ 0 \times 128 + 1 \times 64 + 0 \times 32 + 1 \times 16 + 0 \times 8 + 0 \times 4 + 1 \times 2 + 0 \times 1 \\ = 0101\ 0010 \\ -451 = 1 \times -512 + 0 \times 256 + 0 \times 128 + 0 \times 64 + 1 \times 32 + 1 \times 16 + 1 \times 8 + 1 \times 4 + 0 \times 2 + 1 \times 1 = \\ 10\ 0011\ 1101 \\ +273 \qquad 01\ 0001\ 0001 \\ -451 \qquad \underbrace{10\ 0011\ 1101}_{11\ 0100\ 1110} \\ 11\ 0001\ 1000 = 1 \times -512 + 1 \times 256 + 0 \times 128 + 1 \times 64 + 0 \times 32 + 0 \times 16 + 1 \times 8 + 1 \times 4 + 1 \times 2 + \\ 0 \times 1 = -128 + 8 + = -178 \checkmark
```

8. (10 points) How many 2-to-4 line decoders with enable does it take to construct an 8-to-256 line decoder?

At the output level, 256/4 = 64 decoders are required. Moving towards the input, the next level requires 64/4 = 16 decoders Still moving towards the input, the next level requires 16/4 = 4 decoders Once more, 4/1 = 1 decoder Total = 64 + 16 + 4 + 1 = 85 decoders

9. (10 points) Design a circuit with inputs x, y, and z and outputs A, B, and C. When the binary input is 0, 1, 2, or 3, the binary output is one greater than the input. When the binary input is 4, 5, 6, or 7, the binary output is two less than the input.

X	у	Z	Α	В	С
0	0	0	0	0	1
0	0	1	0	1	0
0	1	0	0	1	1
0	1	1	1	0	0
1	0	0	0	1	0
1	0	1	0	1	1
1	1	0	1	0	0
1	1	1	1	0	1



10. (10 points) Write a Verilog gate-level description of the circuit shown.



```
module Circuit (F1, F2, A, B, c);
  input
          A, B, C;
          F1, F2;
  output
  wire
          w1, w2, w3, w4, w5, w6, w7;
  and
           (w1, A, B, C);
           (w2, A, B, C);
  or
           (w3, A, B);
  and
           (w4, A, C);
  and
           (w5, B, C);
  and
           (F2, w3, w4, w5);
  or
           (w6, F2);
  not
           (w7, w2, w6);
  and
           (F1, w1, w7);
  or
endmodule
```

11. (10 points) Reduce the number of states in the following state table, and tabulate the reduced state table:

Present	Next	State	Output		
State	x = 0	x = 1	x = 0	x = 1	
а	f	b	0	0	
b	d	С	0	0	
С	f	е	0	0	
d	g	а	1	0	
е	d	С	0	0	
f	f	b	1	1	
g	g	h	0	1	
h	g	а	1	0	

b = e and d = h

Present	Next	State	Output		
State	x = 0 x = 1		x = 0	x = 1	
а	f	b	0	0	
b	d	С	0	0	
С	f	b	0	0	
d	g	а	1	0	
f	f	b	1	1	
g	g	d	0	1	

a = c

Present	Next	State	Output			
State	x = 0	x = 1	x = 0	x = 1		
а	f	b	0	0		
b	d	а	0	0		
d	g	а	1	0		
f	f	b	1	1		
g	g	d	0	1		

12. (15 points) Design a 3-bit counter which counts in the sequence 000, 010, 011, 111, 110, 100, 000 using clocked D flip-flops. You do not have to draw the circuit diagram. Is the counter selfcorrecting if it comes up in an unused state?

Q	Q(t+1)	D
0	0	0
0	1	1
1	0	0
1	1	1

Present State	Next State	DA	DB	DC
000	010	0	1	0
010	011	0	1	1
011	111	1	1	1
111	110	1	1	0
110	100	1	0	0
100	000	0	0	0

В

0 0

С



 $D_A = AB + Bx$



d



В

1

1

DC

А

Dc	=	A'	В	

d

0 d 1 1

0

13. (25 points) A Moore sequential circuit has one input and one output. When the input sequence 011 occurs, the output becomes 1 and remains 1 until the sequence 011 occurs again in which case the output returns to 0. The output then remains 0 until 011 occurs a third time, etc. For example, the input sequence

X = 01011010110100111 has the output

Z = 00001111100000011

- (a) (8 points) Draw the state diagram for this circuit.
- (b) (4 points) Draw the state table.
- (c) (5 points) Derive the excitation for implementing this circuit with T flip-flops.
- (d) (8 points) Derive the equations for the inputs of the T flip-flops.

(a)



(b),	(c)
۰.	~ //	· · · /

	PS		X		NS		ΤΑ	TB	TC	z
0	0	0	0	0	0	1	0	0	1	0
0	0	0	1	0	0	0	0	0	0	0
0	0	1	0	0	0	1	0	0	0	0
0	0	1	1	0	1	0	0	1	1	0
0	1	0	0	0	0	1	0	1	1	0
0	1	0	1	0	1	1	0	0	1	0
0	1	1	0	1	0	0	1	1	1	1
0	1	1	1	0	1	1	0	0	0	1
1	0	0	0	1	0	0	0	0	0	1
1	0	0	1	1	0	1	0	0	1	1
1	0	1	0	1	0	0	0	0	1	1
1	0	1	1	0	0	0	1	0	1	1



ТВ			С		
	0	0	1	0	
	1	0	0	1	
A	d	d	d	d	
	0	0	0	0	
		x			-



TB = **Bx'** + **A'B'Cx**



TA = **ACx** + **BCx'** Z = **A** + **BC**

TC = Ax + AC + BC' + Bx' + B'Cx + A'C'x'