# CPE 323 Introduction to Embedded Computer Systems: DMA Controller, LCD Controller

Instructor: Dr Aleksandar Milenkovic Lecture Notes



#### MSP430: System Architecture

- DMA Controller
- LCD Controller




#### **DMA Controller Introduction**

- Direct memory access (DMA) controller transfers data from one address to another without CPU intervention, across the entire address range.
  - Move data from the ADC12 conversion memory to RAM
  - Move data from RAM to DAC12
- Devices that contain a DMA controller may have one, two, or three DMA channels available
- Using the DMA controller
  - Can increase the throughput of peripheral modules
  - Can reduce system power consumption by allowing the CPU to remain in a low-power mode without having to awaken to move data to or from a peripheral

#### **MSP430 DMA Features**


- Up to three independent transfer channels
- Configurable DMA channel priorities
- Requires only two MCLK clock cycles per transfer
- Byte or word and mixed byte/word transfer capability
- Block sizes up to 65535 bytes or words
- Configurable transfer trigger selections
- Selectable edge or level-triggered transfer
- Four addressing modes
- Single, block, or burst-block transfer modes
- Configured from software

#### **DMA Block Diagram**





#### **DMA Addressing Modes**



- Configured with the DMASRCINCRx and DMADSTINCRx control bits
  - DMASRCINCRx/ DMADSTINCRx bits select if the source/destination address is incremented, decremented, or unchanged after each transfer
- Transfers may be byte-to-byte, word-to-word, byte-to-word, or word-to-byte
  - Word-to-byte: only the lower byte of the source-word is transferred
  - Byte-to-word: the upper byte of the destination-word is cleared when the transfer occurs



- Single/Repeated single modes: each byte/word transfer requires a separate trigger
- Block/Repeated block modes: a transfer of a complete block of data occurs after one trigger
  - CPU is halted until the complete block has been transferred
- Burst-block/Repeated burst-block modes: transfers are block transfers with CPU activity interleaved.
  - CPU executes 2 MCLK cycles after every four byte/word transfers of the block resulting in 20% CPU execution capacity

DMADTx	Transfer Mode	Description
000	Single transfer	Each transfer requires a trigger. DMAEN is automatically cleared when DMAxSZ transfers have been made.
001	Block transfer	A complete block is transferred with one trigger. DMAEN is automatically cleared at the end of the block transfer.
010, 011	Burst-block transfer	CPU activity is interleaved with a block transfer. DMAEN is automatically cleared at the end of the burst-block transfer.
100	Repeated single transfer	Each transfer requires a trigger. DMAEN remains enabled.
101	Repeated block transfer	A complete block is transferred with one trigger. DMAEN remains enabled.
110, 111	Repeated burst-block transfer	CPU activity is interleaved with a block transfer. DMAEN remains enabled.



#### **DMA Trigger Operation**

- DMAxTSELx bits select trigger
- Edge-sensitive or level-sensitive

Table 10-2. DMA Trigger Operation

DMAxTSELx	Operation
0000	A transfer is triggered when the DMAREQ bit is set. The DMAREQ bit is automatically reset when the transfer starts
0001	A transfer is triggered when the TACCR2 CCIFG flag is set. The TACCR2 CCIFG flag is automatically reset when the transfer starts. If the TACCR2 CCIE bit is set, the TACCR2 CCIFG flag will not trigger a transfer.
0010	A transfer is triggered when the TBCCR2 CCIFG flag is set. The TBCCR2 CCIFG flag is automatically reset when the transfer starts. If the TBCCR2 CCIE bit is set, the TBCCR2 CCIFG flag will not trigger a transfer.
0011	Devices with USART0: A transfer is triggered when the URXIFG0 flag is set. URXIFG0 is automatically reset when the transfer starts. If URXIE0 is set, the URXIFG0 flag will not trigger a transfer.  Devices with USCI_A0: A transfer is triggered when the UCA0RXIFG flag is set. UCA0RXIFG is automatically reset when the transfer starts. If UCA0RXIE is set, the UCA0RXIFG flag will not trigger a transfer.
0100	Devices with USART0: A transfer is triggered when the UTXIFG0 flag is set. UTXIFG0 is automatically reset when the transfer starts. If UTXIE0 is set, the UTXIFG0 flag will not trigger a transfer.  Devices with USCI_A0: A transfer is triggered when the UCA0TXIFG flag is set. UCA0TXIFG is automatically reset when the transfer starts. If UCA0TXIE is set, the UCA0TXIFG flag will not trigger a transfer.
0101	A transfer is triggered when the DAC12_0CTL DAC12IFG flag is set. The DAC12_0CTL DAC12IFG flag is automatically cleared when the transfer starts. If the DAC12_0CTL DAC12IE bit is set, the DAC12_0CTL DAC12IFG flag will not trigger a transfer.
0110	A transfer is triggered by an ADC12IFGx flag. When single-channel conversions are performed, the corresponding ADC12IFGx is the trigger. When sequences are used, the ADC12IFGx for the last conversion in the sequence is the trigger. A transfer is triggered when the conversion is completed and the ADC12IFGx is set. Setting the ADC12IFGx with software will not trigger a transfer. All ADC12IFGx flags are automatically reset when the associated ADC12MEMx register is accessed by the DMA controller.



#### **DMA Trigger Operation (cont'd)**

0111	A transfer is triggered when the TACCR0 CCIFG flag is set. The TACCR0 CCIFG flag is automatically reset when the transfer starts. If the TACCR0 CCIE bit is set, the TACCR0 CCIFG flag will not trigger a transfer.
1000	A transfer is triggered when the TBCCR0 CCIFG flag is automatically reset when the transfer starts. If the TBCCR0 CCIE bit is set, the TBCCR0 CCIFG flag will not trigger a transfer.
1001	A transfer is triggered when the URXIFG1 flag is set. URXIFG1 is automatically reset when the transfer starts. If URXIE1 is set, the URXIFG1 flag will not trigger a transfer.
1010	A transfer is triggered when the UTXIFG1 flag is set. UTXIFG1 is automatically reset when the transfer starts. If UTXIE1 is set, the UTXIFG1 flag will not trigger a transfer.
1011	A transfer is triggered when the hardware multiplier is ready for a new operand.
1100	A transfer is triggered when the UCB0RXIFG flag is set. UCB0RXIFG is automatically reset when the transfer starts. If UCB0RXIE is set, the UCB0RXIFG flag will not trigger a transfer.
1101	A transfer is triggered when the UCB0TXIFG flag is set. UCB0TXIFG is automatically reset when the transfer starts. If UCB0TXIE is set, the UCB0TXIFG flag will not trigger a transfer.
1110	A transfer is triggered when the DMAxIFG flag is set. DMA0IFG triggers channel 1, DMA1IFG triggers channel 2, and DMA2IFG triggers channel 0. None of the DMAxIFG flags are automatically reset when the transfer starts.
1111	A transfer is triggered by the external trigger DMAE0.

#### **DMA Channel Priorities**

- Default DMA channel priorities are DMA0-DMA1-DMA2
  - If two or three triggers happen simultaneously or are pending, the channel with the highest priority completes its transfer (single, block or burst-block transfer) first, then the second priority channel, then the third priority channel.
- Transfers in progress are not halted if a higher priority channel is triggered
  - The higher priority channel waits until the transfer in progress completes before starting
- DMA channel priorities are configurable with the ROUNDROBIN bit (see below)

DMA Priority	Transfer Occurs	New DMA Priority
DMA0 – DMA1 – DMA2	DMA1	DMA2 – DMA0 – DMA1
DMA2 – DMA0 – DMA1	DMA2	DMA0 – DMA1 – DMA2
DMA0 – DMA1 – DMA2	DMAO	DMA1 - DMA2 - DMA0

## 4

#### **DMA Transfer Cycle Times**

- DMA requires 1 or 2 MCLK cc to synchronize before each single transfer or complete block or burst-block transfer
- Each byte/word transfer requires 2 MCLK after synchronization, and one cycle of wait time after the transfer
- DMA cycle time is dependent on the MSP430 operating mode and clock system setup (use MCLK)

- If the MCLK source is active, but the CPU is off, the DMA controller will use the MCLK source for each transfer, without re-enabling the CPU.
- If the MCLK source is off, the DMA controller will temporarily restart MCLK, sourced with DCOCLK, for the single transfer or complete block or burst-block transfer
- The CPU remains off, and after the transfer completes, MCLK is turned off.

CPU Operating Mode	Clock Source	Maximum DMA Cycle Time
Active mode	MCLK=DCOCLK	4 MCLK cycles
Active mode	MCLK=LFXT1CLK	4 MCLK cycles
Low-power mode LPM0/1	MCLK=DCOCLK	5 MCLK cycles
Low-power mode LPM3/4	MCLK=DCOCLK	5 MCLK cycles + 6 μs†
Low-power mode LPM0/1	MCLK=LFXT1CLK	5 MCLK cycles
Low-power mode LPM3	MCLK=LFXT1CLK	5 MCLK cycles
Low-power mode LPM4	MCLK=LFXT1CLK	5 MCLK cycles + 6 μs†

<sup>†</sup> The additional 6 µs are needed to start the DCOCLK. It is the t(LPMx) parameter in the data sheet.



#### **DMA** and Interrupts

- DMA transfers are not interruptible by system interrupts.
  - System interrupts remain pending until the completion of the transfer
  - NMI interrupts can interrupt the DMA controller if the ENNMI bit is set
- System interrupt service routines are interrupted by DMA transfers
  - If an interrupt service routine or other routine must execute with no interruptions, the DMA controller should be disabled prior to executing the routine
- Each DMA channel has its own DMAIFG flag
  - Each DMAIFG flag is set in any mode, when the corresponding DMAxSZ register counts to zero. If the corresponding DMAIE and GIE bits are set, an interrupt request is generated



#### **DMA** and Other Devices


- USCI\_B I2C Module
- ADC12
- DAC12
- Writing to Flash

#### **LCD Controller**

- Liquid Crystal Display (LCD) controller
  - Included in several devices of the MSP430 families ('3xx and '4xx)
  - Allows a rapid and simple way to interface with the program
- LCD controller commands the LCD panels generating voltage signals to the segments. It supports static, and multiplex rates up to 4 (2 mux, 3 mux and 4 mux) LCD panels
- Features
  - Display memory
  - Automatic signal generation
  - Configurable frame frequency
  - Blinking capability
  - Support for 4 types of LCDs:
    - Static
    - 2-mux, 1/2 bias
    - 3-mux, 1/3 bias
    - 4-mux, 1/3 bias




### **LCD Controller Block Diagram**





- Each memory bit corresponds to one LCD segment, or is not used, depending on the mode.
- To turn on an LCD segment, its corresponding memory bit is set





#### **LCD Controller Operation**

- LCD controller supports blinking
  - The LCDSON bit is ANDed with each segment's memory bit.
    - When LCDSON = 1, each segment is on or off according to its bit value
    - When LCDSON = 0, each LCD segment is off
- Timing generation
  - Uses the f<sub>LCD</sub> signal from the Basic Timer1 to generate the timing for common and segment lines
    - Proper frequency f<sub>LCD</sub> depends on the LCD's requirement for framing frequency and LCD multiplex rate.
    - See the Basic Timer1 chapter for more information on configuring the f<sub>I CD</sub> frequency



#### **LCD Controller Operation**

- LCD voltage generation
  - Voltages required for the LCD signals are supplied externally to pins R33, R23, R13, and R03
  - Using an equally weighted resistor divider ladder between these pins establishes the analog voltages as shown in Table 24–1
  - The resistor value R is typically 680 k
    - Values of R from 100k to 1M can be used depending on LCD requirements.
  - R33 is a switched-VCC output. This allows the power to the resistor ladder to be turned off eliminating current consumption when the LCD is not used.

Table 24-1. External LCD Module Analog Voltage


OSCOFF	LCDMXx	LCDON	VA	VB	vc	VD	R33
х	XX	0	0	0	0	0	Off
1	XX	х	0	0	0	0	Off
0	00	1	V5/V1	V1/V5	V5/V1	V1/V5	On
0	01	1	V5/V1	V1/V5	V3/V3	V1/V5	On
0	1x	1	V5/V1	V2/V4	V4/V2	V1/V5	On


18





#### **Static Mode**

- Each MSP430 segment pin drives one LCD segment
- One common line, COM0, is used.









#### **Static Mode Software Example**

```
All eight segments of a digit are often located in four
   display memory bytes with the static display method.
      EQU
            001h
b
      EOU
            010h
C
      EQU
            002h
      EOU
            020h
      EQU
            004h
      EQU
            040h
      EOU
            008h
      EOU
            080h
  The register content of Rx should be displayed.
  The Table represents the 'on'-segments according to the
   content of Rx.
      MOV.B Table (Rx),RY
                            ; Load segment information
                             ; into temporary memory.
                             ; (Ry) = 0000 0000 hfdb geca
      MOV.B Ry, &LCDn
                             ; Note:
                             ; All bits of an LCD memory
                             ' byte are written
      RRA
            Ry
                             ; (Ry) = 0000 0000 0 hfd bgec
      MOV.B Ry, &LCDn+1
                             ; Note:
                             ; All bits of an LCD memory
                             ; byte are written
                             ; (Ry) = 0000 0000 00hf dbge
            Ry
      MOV.B Ry, &LCDn+2
                             ; Note:
                             ; All bits of an LCD memory
                             ' byte are written
      RRA
            Ry
                             ; (Ry) = 0000 0000 000h fdbg
      MOV.B Ry, &LCDn+3
                             ; Note:
                             ; All bits of an LCD memory
                             ' byte are written
      . . . . . . . . . . .
Table DB
            a+b+c+d+e+f
                             ; displays "0"
                             ; displays "1"
            b+c;
```

. . . . . . . . . . .

## 2

#### 2-MUX Mode

- Each MSP430 segment pin drives two LCD segments
- Two common lines, COM0 and COM1, are used
- 2-mux example waverforms

a=COM1-SP1

b=COM1-SP2

c = COM1-SP3


d=COMO-SP3

*e=COM0-SP4* 


*f=COM0-SP1* 


g=COM1-SP4

h=COMO-SP2










#### 2-MUX Software Example


```
All eight segments of a digit are often located in two
   display memory bytes with the 2mux display rate
      EQU
            002h
а
      EQU
           020h
b
      EQU 008h
      EQU
           004h
      EQU 040h
      EOU
           001h
      EOU
           080h
      EQU
            010h
   The register content of Rx should be displayed.
   The Table represents the 'on'-segments according to the
   content of Rx.
      MOV.B Table(Rx), Ry; Load segment information into
                         ; temporary memory.
      MOV.B Ry, &LCDn
                         ; (Ry) = 0000 0000 qebh cdaf
                         ; Note:
                         ; All bits of an LCD memory byte
                         ; are written
      RRA Ry
                         ; (Ry) = 0000 0000 0geb hcda
      RRA Ry
                         ; (Ry) = 0000 0000 00ge bhcd
      MOV.B Ry,&LCDn+1
                            ; Note:
                         ; All bits of an LCD memory byte
                         ; are written
      . . . . . . . . . . .
Table DB a+b+c+d+e+f ; displays "0"
            a+b+c+d+e+f+g+ ; displays "8"
      . . . . . . . . . . .
      . . . . . . . . . . .
      . . . . . . . . . . .
```


24




- Each MSP430
   segment pin drives
   three LCD segments
- Three common lines, COM0 and COM1, and COM2 are used
- 3-mux example waverforms











#### Pinout and Connections Display Memory Connections COM | 3 | 2 | 1 | 0 | 3 | 2 | 1 | 0 | '430 Pins LCD Pinout n = 30 MAB 09Fh COM0 COM1 COM2 PIN 09Eh С а g d S0 1e 1f 1y Digit 10 b е С S1 2 1d 1a 09Dh 1g Digit 9 1h 1b 1c d 24 09Ch S3 2f 2e 2y С h а g 22 09Bh Digit 8 S4 2d 2g 2a b 20 S5 2h 2c 2b 09Ah Digit 7 а d g у 18 S6 Зе Зf Зу 099h С а g 16 S7 3d 3g За Digit 6 098h 3h Зс Зb b 14 Digit 5 097h 4f а d 12 g S10 4d 4g 4a 096h b h 10 С а Digit 4 4h 4b 4c 095h b С → 13 5e 5f 5у Digit 3 094h d 5d а 5g 5a 5h 5c 5b 093h b а g Digit 2 6e 6f 6y 092h е b С Digit 1 6d 6g 6a 091h а d 6h 6c 6b 7e 7f 7у 3 2 3 2 1 Parallel-7d 7g 7a Serial 7b Ы 7h 7c Conversion 8e 8f 8y 8d 8g 8a 8h 8b 8c Sn+1 Sn ← ≥ 25 9e 9f 9y 9d 9g 9a 9h 9c 9b 10e 10f 10y 10d 10g 10a 10h 10c 10b COM0 **←→** 31 COM0 **←→** 32 COM1 **←→** 33 COM2 COM2 COM3 NC




## 3-MUX Software Example


```
The 3mux rate can support nine segments for each
   digit. The nine segments of a digit are located in
   1 1/2 display memory bytes.
      EQU
             0040h
b
      EOU
             0400h
C
      EOU
             0200h
đ
      EOU
             0010h
      EOU
             0001h
е
f
      EOU
             0002h
      EQU
             0020h
g
h
      EOU
             0100h
             0004h
   The LSDigit of register Rx should be displayed.
   The Table represents the 'on'-segments according to the
   LSDigit of register of Rx.
   The register Ry is used for temporary memory
                          ; LCD in 3mux has 9 segments per
ODDDIGRLA
                          ; digit; word table required for
                          ; displayed characters.
             Table(Rx), Ry; Load segment information to
      MOV
                          ; temporary mem.
                          ; (Ry) = 0000 0bch 0agd 0yfe
      MOV.B Ry, &LCDn
                          ; write 'a, g, d, y, f, e' of
                          ; Digit n (LowByte)
      SWPB Ry
                          ; (Ry) = 0agd 0yfe 0000 0bch
      BIC.B #07h,&LCDn+1; write 'b, c, h' of Digit n
                          ; (HighByte)
      BIS.B Ry, &LCD<sub>n+1</sub>
EVNDIGRLA
                          ; LCD in 3mux has 9 segments per
                          ; digit; word table required for
                          ; displayed characters.
      MOV
             Table(Rx), Ry; Load segment information to
                          ; temporary mem.
                          ; (Ry) = 0000 0bch
                                                0aqd
      RLA
                          ; (Ry) = 0000
                                         bch0
                                                aqd0
                                                      yfe0
      RLA
            Ry
                          (Ry) = 000b
                                          ch0a
                                                gd0y
                                                      fe00
      RLA
            Ry
                          ; (Ry) = 00bc
                                         h0ag
                                                d0yf
                                                      e000
                                          0aqd
             Ry
                          ; (Ry) = 0bch
                                                0yfe
                                                      0000
      BIC.B #070h, &LCDn+1
      BIS.B Ry, &LCD<sub>n+1</sub>
                          ; write 'y, f, e' of Digit n+1
                          ; (LowByte)
                          ; (Ry) = 0yfe 0000 0bch 0agd
                          ; write 'b, c, h, a, g, d' of
      MOV.B Ry, &LCD<sub>n+2</sub>
                          ; Digit n+1 (HighByte)
             a+b+c+d+e+f ; displays "0"
Table DW
      DW
                          ; displays "1"
            b+c
      . . . . . . . . . . .
                          ; displays "F"
            a+e+f+q
```



- Each MSP430 segment pin drives four LCD segments
- Four common lines, COM0, COM1, COM2, and COM3 are used
- 4-mux example waverforms








#### Pinout and Connections

#### Display Memory



#### 4-MUX Software Example

```
The 4mux rate supports eight segments for each digit.
   All eight segments of a digit can often be located in
   one display memory byte
      EQU
            080h
а
b
      EQU
             040h
      EQU
            020h
d
      EQU
            001h
      EQU
            002h
      EOU
             008h
      EQU
             004h
h
      EQU
             010h
   The LSDigit of register Rx should be displayed.
   The Table represents the 'on'-segments according to the
   content of Rx.
      MOV.B Table(Rx), &LCDn; n = 1 \dots 15
                             ; all eight segments are
                             ; written to the display
                             ; memory
      . . . . . . . . . . .
Table DB
                             ; displays "0"
            a+b+c+d+e+f
      DB
                           ; displays "1"
      . . . . . . . . . . .
      DB
            b+c+d+e+g
                             ; displays "d"
      DB a+d+e+f+g
                           ; displays "E"
      DB a+e+f+g
                            ; displays "F"
```

### **LCD Control Registers**

Register	Short Form	Register Type	Address	Initial State
LCD control register	LCDCTL	Read/write	090h	Reset with PUC
LCD memory 1	LCDM1	Read/write	091h	Unchanged
LCD memory 2	LCDM2	Read/write	092h	Unchanged
LCD memory 3	LCDM3	Read/write	093h	Unchanged
LCD memory 4	LCDM4	Read/write	094h	Unchanged
LCD memory 5	LCDM5	Read/write	095h	Unchanged
LCD memory 6	LCDM6	Read/write	096h	Unchanged
LCD memory 7	LCDM7	Read/write	097h	Unchanged
LCD memory 8	LCDM8	Read/write	098h	Unchanged
LCD memory 9	LCDM9	Read/write	099h	Unchanged
LCD memory 10	LCDM10	Read/write	09Ah	Unchanged
LCD memory 11	LCDM11	Read/write	09Bh	Unchanged
LCD memory 12	LCDM12	Read/write	09Ch	Unchanged
LCD memory 13	LCDM13	Read/write	09Dh	Unchanged
LCD memory 14	LCDM14	Read/write	09Eh	Unchanged
LCD memory 15	LCDM15	Read/write	09Fh	Unchanged
LCD memory 16	LCDM16	Read/write	0A0h	Unchanged
LCD memory 17	LCDM17	Read/write	0A1h	Unchanged
LCD memory 18	LCDM18	Read/write	0A2h	Unchanged
LCD memory 19	LCDM19	Read/write	0A3h	Unchanged
LCD memory 20	LCDM20	Read/write	0A4h	Unchanged


### **LCD Control Register**

7	6	5	4	3	2	1	0
	LCDPx		LCD	MXx	LCDSON	Unused	LCDON
rw-0	rw-0	rw-0	rw-0	rw-0	rw-0	rw-0	rw-0

LCDPx	Bits 7-5	LCD Port Select. These bits select the pin function to be port I/O or LCD function for groups of segments pins. These bits ONLY affect pins with multiplexed functions. Dedicated LCD pins are always LCD function.  OO No multiplexed pins are LCD function  O1 S0-S15 are LCD function  O10 S0-S19 are LCD function  O11 S0-S23 are LCD function  100 S0-S27 are LCD function  101 S0-S31 are LCD function  101 S0-S35 are LCD function  110 S0-S35 are LCD function
LCDMXx	Bits 4-3	LCD mux rate. These bits select the LCD mode.  00 Static 01 2-mux 10 3-mux 11 4-mux
LCDSON	Bit 2	LCD segments on. This bit supports flashing LCD applications by turning off all segment lines, while leaving the LCD timing generator and R33 enabled.  O All LCD segments are off  All LCD segments are enabled and on or off according to their corresponding memory location.
Unused	Bit 1	Unused
LCDON	Bit 0	LCD On. This bit turns on the LCD timing generator and R33.  UCD timing generator and Ron are off  LCD timing generator and Ron are on




#### **DRFG4618 LCD Interface**





## Softbaugh LCD SBLCDA4: Segment Description



#### SBLCDA4 Display

