# CPE/EE 427, CPE 527, VLSI Design I: Tutorial #5, Standard cell design flow (from vhdl to layout, mu0 processor)

Joel Wilder and Aleksandar Milenkovic, ECE Dept., The University of Alabama in Huntsville

## 1. INTRODUCTION

This tutorial steps you through the process of taking a vhdl design, simulating it using NCLaunch, synthesizing it using Build Gates, re-simulating the gate-level netlist, and then performing auto place-and-route to achieve a finished ASIC. Pads can also be added to your design as shown in previous tutorials. Thus, the vhdl-to-ASIC work flow is illustrated.

You will perform this work based on the 0.5um AMI nwell process (lambda = 0.30um).

# 2. PREPARE THE CADENCE TOOLS

From your home directory, change directories into your cadence working directory:

% cd cadence

Make a directory for lab5 and change into that directory:

% mkdir lab5

% cd lab5

# 3. VHDL SIMULATION USING NCLAUNCH

First, download the vhdl files you will use for this tutorial:

- mu0.vhd -- contains a vhdl description of the mu0 processor
  - (to learn more about mu0 processor visit http://www.ece.uah.edu/%7Elacasa/tutorials/mu0/mu0desc\_files/frame.htm )
- tb\_mu0.vhd -- testbench for mu0 component

Next, start NCLaunch in a terminal window at the unix prompt:

## % nclaunch -new

## What is NCLaunch?

NCLaunch is a graphical user interface that helps you manage large design projects and lets you configure and launch your Cadence simulation tools.

NCLaunch is integrated into the Cadence Interleaved Native Compiled Architecture (INCA) and is a component of the SimVision analysis environment.

Want to learn more? Read the *NCLaunch User Guide*; it is intended for customers who want to simulate Verilog, VHDL, or mixed-language designs using the NCLaunch tool. This manual explains the complete functionality of the tool and gives examples of simulating with NCLaunch. In addition, it serves as a reference guide for finding specific details on using NCLaunch.


Select **Multiple Step** in the NCLaunch pop-up window:

	NCLaunch 🛛 🖓
	Cadence NCLaunch 05.40-p004
	(C) Cadence Design Systems, Inc. All rights reserved. Cadence and the Cadence logo are registered findemarks. All others are properties of their respective holders.
	Please Select Run Mode:
	Multiple Step
	Single Step (NCVerilog Only)
Ī	Help
	Exit
-	

The first step in the process of compiling the design units is to associate them with libraries. Select **Create cds.lib File...** in the Open Design Window and then select **Save**:

/home/gr	ad/wilderj/cadence/lab8
Library M	lapping File
/home/gr	ad/wilderj/cadence/lab8/cds.
	Create cds.lib File
Work Libr	ary
worklib	New

Select Include default libraries and press OK:



Press OK in the Open Design window and you should see:

NCLaunch : /home/grad/wilderj/cadence/lab8	- I	j
<u>File E</u> dit <u>T</u> ools <u>U</u> tilities <u>P</u> lug-Ins	He	р
Browsers: 💉 🛐 Tools: 🔬 🔬 💷 🕢 🌨 🕍 📖		
Directory: /home/grad/wilderi/cadence/lab8		
O items se	lecte	d

To perform compilation, you should first configure your compiler.

In Tools->VHDL Compiler, enable VHDL 93 features:

- Compile VHDL
File
Work Library
Overwrite log file 🛁 ncvhdl.log
👅 Error Limit 15 🚔
🔳 Update if needed
👅 Enable VHDL 93 features
👅 Enable line debug
Order Independent Compilation   Enable order independent compilation  Generate compilation script
Other Options Advanced Options
OK Cancel Apply Help

Next, select the design units in the correct order (from the lowest design units to the top level units – i.e., select your testbench file last), and in the NCLaunch toolbar click on the VHDL compile icon (passing over the icon you will see the following text: 'Launch VHDL compiler with current settings'):

#### VLSI Design I, Tutorial 5

NCLaunch : /home/grad,	/wilderj/cadence/lab8 🛛 🕴 🗖
<u>Eile Edit Tools Utilities Plug-Ins</u>	Help
Browsers: 🛃 😰 Tools: 🏊 🚉 🗐 🏹 🎡 📓 🕍 💭 🕅 ன 🛄 Directory: Thome/grad/wilder/cadence/action	/home/grad/wilderi/cadence/lab8/cds.lib
INCA_IIbs     IncA_IIbs     waves.shm     mu0.vhd     tb_mu0.vhd	add       Incomplete advance (rabbic do s.in)         bit       bit         bit       bit <tr< td=""></tr<>
Filters: ".v ".vhd ".vhdl	
ncvhdi: 05.40-p004 (c) Copyright 1955-2004 Cadence Design Systems, Inc. ncvhdi: CPU Usage - 0.05 system + 0.05 user - 0.05 totik (00.5, 0.0%, cpu) nclaunch> ncvhdi - work worklib - cdslib /home/grad/wilder/cadence/da&/cdslib - logfile ncvhdi.log - errormax ncvhdi: 05.40-p004 (c) Copyright 1955-2004 Cadence Design Systems, Inc. ncvhdi: DF Ap-0044 (c) Copyright 1955-2004 Cadence Design Systems, Inc. ncvhdi: DF Amenory Usage - 15.1M program + 1.1M data = 16.2M total ncvhdi: CPU Usage - 0.1s system + 0.1s user = 0.1s total (0.4s, 39.7% cpu) nclaunch> SI	15 - update - v93 - linedebug - status /home/grad/wilderj/cadence/lab8/mu0.vhd /home/grad/wilderj/cadence/
Launch VHDL Compiler with current selection	2 items selected

The status should indicate the successful completion of the compilation process.

To perform Elaboration, expand worklib and the design units in it. Select the top level design unit (usually testbench, in our case tb\_mu0) and select its entity:

NCLaunch : /home/grad	/wilderj/cadence/lab8
Eile Edit Tools Utilities Plug-Ins	Helb
Browsers: 🛃 💽 Tools: 🏊 🎰 🛄 🕢 🌨 🔛	
Directory: //home/grad/vilderi/cadence/lab8	//nome/grad/wilder//cadence/lab8/cds.lib     // Cd2_assertions     // Cd2_assertion
Filters: ".v ".vhd ".vhdl	J,
ncvhdl_p: Memory Usage – 15.1M program + 1.1M data = 16.2M total ncvhdl_cg: Memory Usage - 12.3M program + 1.4M data = 13.7M total ncvhdi: CPU Usage - 0.1s system + 0.1s total (0.4s, 33.7% cpu) nclaunch- ncelab - work worklib - cdslib /home/grad/wilder/cadence/lab8/cds.ib - logfile ncelab.log - errormax ncelab: 05.4 o-p004: (c) Copyright 1935-2004 Cadence Design Systems, Inc. ncelab: 54.0-p004: (c) Copyright 1935-2004 Cadence Design Systems, Inc. ncelab: WARCMRA: Elaborating the WORKLIB MU0_TB_MU0_VHD_TB:BEHAVIOR, MRA (most recently and ncelab: Memory Usage - 37.6M program + 7.6M data = 45.2M total ncelab: Memory Usage - 0.1s system + 0.1s user = 0.2s total (0.5s, 45.9% cpu) nclaunch>	
Launch Elaborator with current selection	1 items selected

Click on the Elaborator icon on the menu.

The status should indicate the successful completion of the elaboration phase.

For simulation, expand the Snapshots directory and select the testbench. Then, click on the Simulation icon on the menu to get the simulation environment loaded:

NCLaunch : /home/grad	/wilderj/cadence/lab8 🛛 🕴 🗖
<u>Eile Edit Tools Utilities Plug-Ins</u>	Help
Browsers: 💉 😰 Tools: 🄬 🏩 🖉 🗶 🔛	
Directory://home/grad/wilder//cadence/lab8	Anome/grad/wilder/cadence/lab8/cds.lib     D ambit     C ds_assertions     D ieee     D ncutils     D solid     S solid     S solid     D solid
Filters: T.v *.vhd *.vhdl	
Inclaunch> ncelab - work worklib - cdslib /home/grad/wilderl/cadence/lab8/cds.lib -logfile ncelab log - errormax ncelab: 05.40-p004; (c) Copynght 1955-2004 Cadence Design Systems, Inc. Incelab: "M_RCMRA: Elaborating the WORKLIB MUD_THE_IMUD_VHO_TBEEHAVIOR, MRA (most recently and ncelab: Del Usage - 0.13 x016 morgram + 7.6M data = 45.2M total ncelab: CPU Usage - 0.13 x016 (.05s, 43.9% cpu) nclaunch> ncsim 05.01 - 0.004; (c) Copynght 1935-2004 Cadence Design Systems, Inc. tae: 05.40-p004; (c) Copynght 1935-2004 Cadence Design Systems, Inc. tae: 05.40-p004; (c) Copynght 1935-2004 Cadence Design Systems, Inc.	yzed) architecture.
Launch Simulator with current selection	1 items selected

The SimVison console and Design Browser windows will appear:

- Design Browser	1 – SimVision
<u>File E</u> dit <u>V</u> iew <u>S</u> elect Explore Sim <u>u</u> lation <u>W</u> indow	vs <u>H</u> elp
🗐 🚰 🧭 🛛 🗠 🔍 🗼 🏗 🏦 🗮 🗙 🥜	📲 🐝 🕄 🖕 Send To: 🔃 📰 🖬
1 2 x1 TimeA → = 0 → fs → 15 x	search Times: Value 🗸 🥀 🍂
🗖 - 🕅 🔣 🔂 🔂   🌰   🎯 0 + 0	
Design Browser 🛛 🗙 🕢	Name - Value (as recorded) -
Browse: All Available Data Options	
Leaf Filter: * Show contents: In the signal list area Send selected object(s) to target schematic tracer (click	Image: Second state of the control



In the Design Browser window, select the top level entity:

- Design Browser	1 – SimVision	
<u>File Edit View Select Explore Simulation Windows</u>		<u>H</u> elp
1 🗗 💣 🔗 🗠 🖙 🐇 🖻 🎕 🗙 🥖	🛛 🥵 - 🏹 🔶 Send To: 🧯	🕽 🚝 🖻 🖀 🖬
1 🔁 🔽 TimeA 🕶 = 0 💽 fs 💌 ,िक्ते - 🔣 🔬	earch Times: Value 🕶	T 🙇 🚖
🖸 - 🕅 🔣 🔂 🔂 🧶 🖉 🖉 🖉 0 + 0		
Design Browser 🛛 🗙 🕢	Name 🕶	Value (as recorded) 👻
Browse: All Available Data           Browse:       All Available Data       Options         simulator       Image: Simulator         Image: Simulator       Image: Simulator		0 0 υσυυσοσοσοσοσο υ υ υ υ
	Q(2	
Show contents: In the signal list area -		Filter: *
0		1 object selected

Select the signals you want to inspect:

[ile <u>E</u> dit <u>V</u> iew <u>S</u> elect Explore Sim <u>u</u> lation <u>W</u> indows		He
Waven		(s) to target waveform window nenu of other options)
	Name 🕶	Value (as recorded) -
Browse: All Available Data Options Browse: All Available Data Options Control Second Secon	Image: The second se	υσσου 0 σουσουσουσουσουσου 0 0 0 0 0 0 0

Click on the 'waveform' icon on the menu to bring up the waveform window. In the SimVison console, type **run 10000 ns;** as shown:

Console – SimVision	
<u>Eile Edit View Simulation Windows</u>	<u>H</u> elp
<b>₽</b> ₽   3 № 8 ×	
🖸 - 💷 🔣 📅 📅 🐼 0.000,000,000fs + 0	🐼 🗿 🖓
<pre>http://www.intercomment.com/intercomment.</pre>	rchitecture w rchitecture w rchitecture w rchitecture w rchitecture w rchitecture w cture worklib

				Wa	weform 1 – S	imVision						(e)
le <u>E</u> dit <u>V</u> iew Ex <u>p</u> lore	For <u>m</u> at Sim <u>u</u> latio	n <u>W</u> indows	3									H
🖗 🔗 🗠 🕹 🖬	a 🗈 🗙 🐻 🖬	. 🖷 🔼	TxE							Send To:	💽 🚟 🖻	22 💶
earch Names: Signal 🔻	<u> </u>	🛝 Sear	ch Times: Valu	ie 🕶	<b>*</b> *							
Z TimeA ▼ = 10,000,000		🖕 🐋 🛙 📰	<b>X - III (K)</b>	8 <b>8</b> 🔴	00 10,000,000	D,000fs + 0			Tir	ne: 37 8,951	,424,000fs : 1 •	10 +-
Baseline = 0 Cursor-Baseline = 10,									1		TimeA = 10,00	
Name -	Cursor 👻	9,0	000,000,000fs	9	9,200,000,000fs	9,4	00,000,000fs	9,6	500,000,000fs	9,8	00,000,000fs	
	'h 13	02	12	<b>X</b> 03	(13	04	01	11	<b>X</b> 02	12	03	13
	1			اسپ								
🗄 🖓 👘 dbus_in	'h 1013 'h 000F	3012 000F	0001	1013 000E		5001	2011	0002	3012	0001	1013	
⊞¶a- dbus_out I⊠- mreq I⊠- mve	1	-							<u></u>		Acces	
- Interest												
R		<u>.</u>	1,000,00	10,000  2,000	.000'000 (\$'000'000	0,000:  4,000,0	10,000 (5,000,00	10,000 <b>1</b> 6,000,0	00,000 [7,000,0	100,000  8,000,0	00,000	

Inspect the waveforms to ensure the design is working properly.

Other cool options:

Click on the 'schematic' icon on the menu to bring up the schematic tracer:

#### VLSI Design I, Tutorial 5

- Schematic Tracer 1 - SimVision				
<u>E</u> ile <u>E</u> dit ⊻iew Irace For <u>m</u> at Sim <u>u</u> lation <u>W</u> indows	Help			
🖀 💦 TimeA 🛫 = 10,000,000,( 🗹 fs 🛫 💏 👻 🌉 🍂 Search Times: Value 👻 Send selected object(s) to targe	et schematic tracer			
□ - □ K 8 7 ( ) 200,000,000,000 + 0	ier options)			
simulator:::				
	1			
reset=0[réset abus=13				
reset=0 cik=1 cik dbus out dbus out=000F	MemoryRead.			
Def\$PROCESS_001_1 dbus in=1013 dbus_in mreg mreg=1	mreg=1			
\$PROCESS_000 mwe mwe=1	mwe=1			
cik=1 WORKLIB:MU0(BEHAVIORAL)	dbus_in=10131			
	abus≓13.			
Def\$PROCESS_000_0	DefMemoryRead_2			
	10			
	Deftb_3			
WORKLIB:MU0_TB_MU0_VHD_TB(BEHAVIOR)				
4				
<b>0</b>	0 objects selected			

## 4. VHDL SYNTHESIS TO GATE-LEVEL NETLIST

Once you know your design is working properly through simulation, you can synthesize your vhdl design into a gate-level netlist in a similar fashion as was done for the verilog design work flow.

1. Create an encounter directory and copy in the technology files (for AMI 0.5um):

% mkdir encounter

% cd encounter

% cp /apps/iit\_lib/osu/osu\_stdcells/flow/ami05/\* .

2. Modify the compile\_bgx.scr as shown:

## VLSI Design I, Tutorial 5

ļ	emacs: compile_bgx.scr		
	<u>File Edit View Cmds Tools Options Buffers</u>		
	Den Dired Save Print Out Copy Paste Undo Spell Replace Mail Info Compile Debug News		
	compile_bgx.scr		
	#*************************************		
	#* */ #* bgx_shell -f compile_bgx.scr */		
	#* */ #* Johannes Grad, OSU */		
	#* jgrad@ece.osu.edu		
	# All verilog files, separated by spaces set my_verilog_files {/mu0.vhd3 Point to your vhdl design		
	# Top-level Module set my_toplevel_module multiplevel module of your design		
	<pre># The name of the clock pin. If no clock-pin # exists, pick anything set my_clock_pin Clk Ame of your clock net </pre>		
	# Target frequency in MHz for optimization set my_clock_freq_MHz 50		
<pre># Delay of input signals (Clock-to-Q, Package etc.) set my_input_delay_ns 1</pre>			
# Reserved time for output signals (Holdtime etc.) set my_output_delay_ns 1			
#*************************************			
set OSUcells \$env(OSUcells) read_tlf \$OSUcells/lib/ami05/lib/osu05_stdcells.tlf			
(	read_vhd1)\$my_verilog_files		
set_global target_technology osu05_stdcells set_global fix_multiport_nets true set_global hdl_verilog_out_unconnected_style full set_global hdl_write_multi_line_port_maps false			
do_build_generic -module \$my_toplevel_module			
set_current_module \$my_toplevel_module set_top_timing_module \$my_toplevel_module			
<pre>set period [expr 1000.0/\$my_clock_freq_MHz] set_clock vclk -period \$period if {[get_names [find -inputs \$my_clock_pin]] == \$my_clock_pin3 {     set_clock_root -clock vclk \$my_clock_pin }</pre>			
	set_input_delay -clock vclk \$my_input_delay_ns [get_names [find -inputs -no_clocks *]] set_external_delay -clock vclk \$my_output_delay_ns [get_names [find -outputs *]] <mark>s</mark> et_drive_cell -cell INVX8 [get_names [find -inputs *]]		
	<pre>XEmacs: compile_bgx.scr (Fundamental)TopTop</pre>		

2a. If you wish to *output* a vhdl gate-level netlist, modify compile\_bgx.scr as shown:

emacs: compile_bgx.scr		
<u>File Edit View Cmds Tools Options Buffers</u>	<u>H</u> elp	
Dpen Dired Save Print Cut Copy Paste Undo Spell Replace Ital Source Debug News		
compile_bgx.scr do_build_generic -module \$my_toplevel_module		
set_current_module \$my_toplevel_module set_top_timing_module \$my_toplevel_module		
set period [expr 1000.0/\$my_clock_freq_MHz] set_clock vclk -period \$period if {[get_names [find -inputs \$my_clock_pin]] == \$my_clock_pin} { set_clock_root -clock vclk \$my_clock_pin }		
<pre>set_input_delay -clock vclk \$my_input_delay_ns [get_names [find -inputs -no_c cks *]] set_external_delay -clock vclk \$my_output_delay_ns [get_names [find -outputs</pre>		
] set_drive_cell -cell INVX8 [get_names [find -inputs *]]		
# Disable this command to skip flattening do_dissolve_hierarchy -hierarchical	_	
do_optimize When you wish to create your gate-level netlist as a vhdl file.		
write_vhdlhier \$my_toplevel_module.vh		
# Write SDC file write_sdc \$my_toplevel_module.sdc		
report_timing > timing.rep report_area > cell.rep report_power > power.rep	- 177	
exit		
XEmacs: compile_bgx.scr (Fundamental)Bot		
Wrote /home/grad/wilderj/cadence/lab8/encounter/compile_bgx.scr		

Two things to note: It's nice to create a gate-level netlist in a vhdl format so you can reuse your existing vhdl testbench. However, when you go to do the auto place-and-route, you will need a verilog gate-level netlist, so you will need to modify your compile\_bgx.scr script to provide a verilog gate-level netlist also.


3. pks\_shell -f compile\_bgx.scr

-mu0.vh file created (gate-level netlist)

-mu0.sdc file created (timing constraints file for encounter)

Pads can be added to the mu0.vh file

3a.For simulation purposes in vhdl, once you have added pads to your design, you will need to modify the osu05\_stdcells.vhdl file to fill in missing pads (PADNC, PADFC, PADGND, PADVDD) as shown below:



3b. Resimulate gate-level netlist (vhdl version, so you can use existing vhdl testbench) to ensure design still operating as you desire. (use above simulation procedure with NCLaunch)

4. \*\*In order to use the existing encounter scripts, they require a verilog gate-level netlist.

This can be easily accomplished by changing the compile\_bgx.scr file so that it writes a verilog netlist (as illustrated above in 2a)

Modify encounter.conf and encounter.tcl files as necessary (see previous labs)

5. Run encounter

encounter -init encounter.tcl

6. Check timing files to ensure slack time is met, perform checks (convert encounter post-route design into icfb schematics/layout), perform power analysis. Make any design changes as necessary. Once specifications have been met, you can send your design to the foundry for fabrication.