

# CPE/EE 427, CPE 527, VLSI Design I: Tutorial #5, Standard cell design flow (from vhdl to layout, mu0 processor)

Joel Wilder and Aleksandar Milenkovic, ECE Dept., The University of Alabama in Huntsville

## 1. INTRODUCTION

This tutorial steps you through the process of taking a vhdl design, simulating it using NCLaunch, synthesizing it using Build Gates, re-simulating the gate-level netlist, and then performing auto place-and-route to achieve a finished ASIC. Pads can also be added to your design as shown in previous tutorials. Thus, the vhdl-to-ASIC work flow is illustrated.

You will perform this work based on the 0.5um AMI nwell process ( $\lambda = 0.30\mu\text{m}$ ).

## 2. PREPARE THE CADENCE TOOLS

From your home directory, change directories into your cadence working directory:

```
% cd cadence
```

Make a directory for lab5 and change into that directory:

```
% mkdir lab5
```

```
% cd lab5
```

## 3. VHDL SIMULATION USING NCLAUNCH

First, download the vhdl files you will use for this tutorial:

- mu0.vhd -- contains a vhdl description of the mu0 processor  
(to learn more about mu0 processor visit  
[http://www.ece.uah.edu/%7EElacasa/tutorials/mu0/mu0desc\\_files/frame.htm](http://www.ece.uah.edu/%7EElacasa/tutorials/mu0/mu0desc_files/frame.htm) )
- tb\_mu0.vhd -- testbench for mu0 component

Next, start NCLaunch in a terminal window at the unix prompt:

```
% nclaunch -new
```


What is NCLaunch?

NCLaunch is a graphical user interface that helps you manage large design projects and lets you configure and launch your Cadence simulation tools.


NCLaunch is integrated into the Cadence Interleaved Native Compiled Architecture (INCA) and is a component of the SimVision analysis environment.

Want to learn more? Read the *NCLaunch User Guide*; it is intended for customers who want to simulate Verilog, VHDL, or mixed-language designs using the NCLaunch tool. This manual explains the complete functionality of the tool and gives examples of simulating with NCLaunch. In addition, it serves as a reference guide for finding specific details on using NCLaunch.


Select **Multiple Step** in the NCLaunch pop-up window:




The first step in the process of compiling the design units is to associate them with libraries. Select **Create cds.lib File...** in the Open Design Window and then select **Save**:



Select **Include default libraries** and press **OK**:




Press **OK** in the Open Design window and you should see:




To perform compilation, you should first configure your compiler.

In Tools->VHDL Compiler, enable **VHDL 93 features**:




Next, select the design units in the correct order (from the lowest design units to the top level units – i.e., select your testbench file last), and in the NCLaunch toolbar click on the VHDL compile icon (passing over the icon you will see the following text: 'Launch VHDL compiler with current settings'):



The status should indicate the successful completion of the compilation process.


To perform Elaboration, expand worklib and the design units in it. Select the top level design unit (usually testbench, in our case tb\_mu0) and select its entity:





Click on the Elaborator icon on the menu.

The status should indicate the successful completion of the elaboration phase.

For simulation, expand the Snapshots directory and select the testbench. Then, click on the Simulation icon on the menu to get the simulation environment loaded:




The SimVison console and Design Browser windows will appear:




In the Design Browser window, select the top level entity:







Select the signals you want to inspect:




Click on the 'waveform' icon on the menu to bring up the waveform window. In the SimVision console, type **run 10000 ns**; as shown:



Inspect the waveforms to ensure the design is working properly.

Other cool options:

Click on the 'schematic' icon on the menu to bring up the schematic tracer:



#### 4. VHDL SYNTHESIS TO GATE-LEVEL NETLIST

Once you know your design is working properly through simulation, you can synthesize your vhdl design into a gate-level netlist in a similar fashion as was done for the verilog design work flow.

1. Create an encounter directory and copy in the technology files (for AMI 0.5um):

```
% mkdir encounter
% cd encounter
% cp /apps/iit_lib/osu/osu_stdcells/flow/ami05/* .
```

2. Modify the compile\_bgx.scr as shown:

```

emacs: compile_bgx.scr
File Edit View Ccmds Tools Options Buffers Help
Open Dired Save Print Cut Copy Paste Undo Spell Replace Mail Info Compile Debug News

compile_bgx.scr
*****
#* Compile Script for Cadence BuildGates
#*
#* bgx_shell -f compile_bgx.scr
#*
#* Johannes Grad, OSU
#* jgrad@ece.osu.edu
#*
# All verilog files, separated by spaces
set my_verilog_files {./mu0.vhd}
# Top-level Module
set my_toplevel_module mu0
# The name of the clock pin. If no clock-pin
# exists, pick anything
set my_clock_pin clk
# Target frequency in MHz for optimization
set my_clock_freq_MHz 50
# Delay of input signals (Clock-to-Q, Package etc.)
set my_input_delay_ns 1
# Reserved time for output signals (Holdtime etc.)
set my_output_delay_ns 1
*****
# No changes necessary beyond this point
#*****

set OSUcells $env(OSUcells)
read -tf $OSUcells/lib/ami05/lib/osu05_stdcells.tlf
read_vhdl $my_verilog_files
set_global target_technology osu05_stdcells
set_global fix_multiport_nets true
set_global hdl_verilog_out_unconnected_style full
set_global hdl_write_multi_line_port_maps false

do_build_generic -module $my_toplevel_module

set_current_module $my_toplevel_module
set_top_timing_module $my_toplevel_module

set period [expr 1000.0/$my_clock_freq_MHz]
set_clock vclk -period $period
if {[get_names [find -inputs $my_clock_pin]] == $my_clock_pin} {
    set_clock_root -clock vclk $my_clock_pin
}

set_input_delay -clock vclk $my_input_delay_ns [get_names [find -inputs -no_clocks *]]
set_external_delay -clock vclk $my_output_delay_ns [get_names [find -outputs *]]
set_drive_cell -cell INVX8 [get_names [find -inputs *]]

-----XEmacs: compile_bgx.scr (Fundamental)-----Top-----
Wrote /home/grad/wilderj/cadence/lab8/encounter/compile_bgx.scr

```

2a. If you wish to *output* a vhdl gate-level netlist, modify compile\_bgx.scr as shown:



```

emacs: compile_bgx.scr
File Edit View Ccmds Tools Options Buffers Help
Open Dired Save Print Cut Copy Paste Undo Spell Replace Mail Info Compile Debug News
compile_bgx.scr
do_build_generic -module $my_toplevel_module

set_current_module $my_toplevel_module
set_top_timing_module $my_toplevel_module

set period [expr 1000.0/$my_clock_freq_MHz]
set_clock vclk -period $period
if {[get_names [find -inputs $my_clock_pin]] == $my_clock_pin} {
    set_clock_root -clock vclk $my_clock_pin
}

set_input_delay -clock vclk $my_input_delay_ns [get_names [find -inputs -no_clocks *]]
set_external_delay -clock vclk $my_output_delay_ns [get_names [find -outputs *]]
set_drive_cell -cell INVX8 [get_names [find -inputs *]]

# Disable this command to skip flattening
do_dissolve_hierarchy -hierarchical

do_optimize
write_vhdl -hier $my_toplevel_module.vhdl
# Write SDC file
write_sdc $my_toplevel_module.sdc

report_timing > timing.rep
report_area > cell.rep
report_power > power.rep

exit

-----XEmacs: compile_bgx.scr (Fundamental)-----Bot-----
Wrote /home/grad/wilderj/cadence/lab8/encounter/compile_bgx.scr

```

**Two things to note:** It's nice to create a gate-level netlist in a vhdl format so you can reuse your existing vhdl testbench. However, when you go to do the auto place-and-route, you will need a verilog gate-level netlist, so you will need to modify your compile\_bgx.scr script to provide a verilog gate-level netlist also.

3. pks\_shell -f compile\_bgx.scr

-mu0.vh file created (gate-level netlist)

-mu0.sdc file created (timing constraints file for encounter)

Pads can be added to the mu0.vh file

3a. For simulation purposes in vhdl, once you have added pads to your design, you will need to modify the osu05\_stdcells.vhdl file to fill in missing pads (PADNC, PADFC, PADGND, PADVDD) as shown below:

```

emacs: osu05_stdcells.vhdl
File Edit View Cmds Tools Options Buffers Help
osu05_stdcells.vhdl
LIBRARY IEEE;
USE IEEE.Std_logic_1164.all;
USE IEEE.VITAL_Timing.all;
USE IEEE.VITAL_Primitives.all;
USE work.prim.all;

entity PADNC is
end PADNC;

architecture behavioral of PADNC is
begin
end behavioral;

LIBRARY IEEE;
USE IEEE.Std_logic_1164.all;
USE IEEE.VITAL_Timing.all;
USE IEEE.VITAL_Primitives.all;
USE work.prim.all;

entity PADFC is
end PADFC;

architecture behavioral of PADFC is
begin
end behavioral;

LIBRARY IEEE;
USE IEEE.Std_logic_1164.all;
USE IEEE.VITAL_Timing.all;
USE IEEE.VITAL_Primitives.all;
USE work.prim.all;

entity PADGND is
end PADGND;

architecture behavioral of PADGND is
begin
end behavioral;

LIBRARY IEEE;
USE IEEE.Std_logic_1164.all;
USE IEEE.VITAL_Timing.all;
USE IEEE.VITAL_Primitives.all;
USE work.prim.all;

entity PADVDD is
end PADVDD;

architecture behavioral of PADVDD is
begin
end behavioral;

-----XEmacs: osu05_stdcells.vhdl (Fundamental)-----99%-----
(No changes need to be saved)

```

3b. Resimulate gate-level netlist (vhdl version, so you can use existing vhdl testbench) to ensure design still operating as you desire. (use above simulation procedure with NCLaunch)

4. **\*\*In order to use the existing encounter scripts, they require a verilog gate-level netlist.**

This can be easily accomplished by changing the compile\_bgx.scr file so that it writes a verilog netlist (as illustrated above in 2a)



Modify encounter.conf and encounter.tcl files as necessary (see previous labs)

5. Run encounter

```
encounter -init encounter.tcl
```

6. Check timing files to ensure slack time is met, perform checks (convert encounter post-route design into icfb schematics/layout), perform power analysis. Make any design changes as necessary. Once specifications have been met, you can send your design to the foundry for fabrication.