





CMOS Properties	
 Full rail-to-rail swing ⇒ high noise margins 	
 Logic levels not dependent upon the relative device sizes ⇒ transistors can be minimum size ⇒ ratioless 	
 Always a path to V_{dd} or GND in steady state ⇒ low output impedance (output resistance in kΩ range) ⇒ large fan-out (albeit with degraded performance) 	
 Extremely high input resistance (gate of MOS transisto is near perfect insulator) ⇒ nearly zero steady-state input current 	r
 No direct path steady-state between power and ground ⇒ no static power dissipation 	
 Propagation delay function of load capacitance and resistance of transistors 	
9/11/2006 VLSI Design I; A. Milenkovic	4







Cutoff	Linear	Saturated
$V_{gsn} < V_{tn}$	$V_{gsn} > V_{tn}$	$V_{gsn} > V_{tn}$
	$V_{dsn} < V_{gsn} - V_{tn}$	$V_{dsn} > V_{gsn} - V_{tn}$
	V	n - VDD n VDD n Vout



Cutoff	Linear	Saturated
V _{gsn} < V _{tn}	$V_{gsn} > V_{tn}$	$V_{gsn} > V_{tn}$
$V_{in} < V_{tn}$	$V_{in} > V_{tn}$	$V_{in} > V_{tn}$
	$V_{dsn} < V_{gsn} - V_{tn}$	$V_{dsn} > V_{gsn} - V_{tn}$
	$V_{out} < V_{in} - V_{tn}$	$V_{out} > V_{in} - V_{tn}$
$V_{gsn} = V_{in}$ $V_{dsn} = V_{out}$	V	in VDD Idsp Vout
006	VLSI Design I; A. Milenkovic	



Cutoff	Linear	Saturated
$V_{gsp} > V_{tp}$	$V_{gsp} < V_{tp}$	$V_{gsp} < V_{tp}$
	$V_{dsp} > V_{gsp} - V_{tp}$	$V_{dsp} < V_{gsp} - V_{tp}$
	V _i	n
006	VLSI Design I; A. Milenkovic	



	1	1
Cutoff	Linear	Saturated
$V_{gsp} > V_{tp}$	$V_{gsp} < V_{tp}$	$V_{gsp} < V_{tp}$
$V_{in} > V_{DD} + V_{tp}$	$V_{in} < V_{DD} + V_{tp}$	$V_{in} < V_{DD} + V_{tp}$
	$V_{dsp} > V_{gsp} - V_{tp}$	$V_{dsp} < V_{gsp} - V_{tp}$
	$V_{out} > V_{in} - V_{tp}$	$V_{out} < V_{in} - V_{tp}$
V – V – V	V < 0	
$\mathbf{v}_{gsp} - \mathbf{v}_{in} - \mathbf{v}_{DD}$	$v_{tp} < 0$ V	
$V_{dsp} = V_{out} - V_{DD}$	·	













































prc mir	nimum	arameter size NM	Therefore Single Strength Single Strength Single Strength	ide L03.28 e ((W/L) _n d	5, a V _{DD} = 2. of 1.5)	5V, and a
		$V_{T0}(V)$	γ(V ^{0.5})	V _{DSAT} (V)	k'(A/V²)	λ(V ⁻¹)
Ν	IMOS	0.43	0.4	0.63	115 x 10⁻ ⁶	0.06
P	MOS	-0.4	-0.4	-1	-30 x 10 ⁻⁶	-0.1
	(W/L) _p) =				

•	• In our generic 0.25 micron CMOS process, using the process parameters, a V_{DD} = 2.5V, and a minimum size NMOS device ((W/L) _n of 1.5)							
		V _{T0} (V)	γ(V ^{0.5})	V _{DSAT} (V)	k'(A/V ²)	λ(V ⁻¹)]	
	NMOS	0.43	0.4	0.63	115 x 10 ⁻⁶	0.06		
	PMOS	-0.4	-0.4	-1	-30 x 10⁻6	-0.1]	
	$\frac{(W/L)_{p}}{(W/L)_{n}} = \frac{115 \times 10^{-6}}{-30 \times 10^{-6}} \times \frac{0.63}{-1.0} \times \frac{(1.25 - 0.43 - 0.63/2)}{(1.25 - 0.4 - 1.0/2)} = 3.5$ $(W/L)_{p} = 3.5 \times 1.5 = 5.25 \text{ for a } V_{M} \text{ of } 1.25V$							
9/11	9/11/2006 VLSI Design I; A. Milenkovic					38		











