
**CPE/EE 427, CPE 527
VLSI Design I
Pass Transistor Logic**

Department of Electrical and Computer Engineering
University of Alabama in Huntsville


Aleksandar Milenkovic (www.ece.uah.edu/~milenka)

Review: CMOS Circuit Styles

- **Static complementary CMOS** - except during switching, output connected to either VDD or GND via a low-resistance path
 - high noise margins
 - full rail to rail swing
 - VOH and VOL are at VDD and GND, respectively
 - low output impedance, high input impedance
 - no steady state path between VDD and GND (no static power consumption)
 - delay a function of load capacitance and transistor resistance
 - comparable rise and fall times (under the appropriate transistor sizing conditions)
- **Dynamic CMOS** - relies on temporary storage of signal values on the capacitance of high-impedance circuit nodes
 - simpler, faster gates
 - increased sensitivity to noise


Review: Static Complementary CMOS

Pull-up network (PUN) and pull-down network (PDN)



PUN and PDN are **dual** logic networks


AOI221




Pass Transistor Logic

NMOS Transistors in Series/Parallel

- Primary inputs drive both gate and source/drain terminals
- NMOS switch closes when the gate input is high



$X = Y$ if A and B




$X = Y$ if A or B

- Remember –
NMOS transistors pass a strong 0 but a weak 1

PMOS Transistors in Series/Parallel

- Primary inputs drive both gate and source/drain terminals
- PMOS switch closes when the gate input is low




- Remember –
PMOS transistors pass a strong 1 but a weak 0

9/18/2006

VLSI Design I; A. Milenkovic

7

Pass Transistor (PT) Logic




- Gate is static – a low-impedance path exists to both supply rails under all circumstances
- **N** transistors instead of **2N**
- No static power consumption
- Ratioless
- Bidirectional (versus unidirectional)

9/18/2006

VLSI Design I; A. Milenkovic

8

VTC of PT AND Gate






Pure PT logic is not **regenerative** - the signal gradually degrades after passing through a number of PTs (can fix with static CMOS inverter insertion)

9/18/2006

VLSI Design I; A. Milenkovic

9

Differential PT Logic (CPL)



9/18/2006

VLSI Design I; A. Milenkovic

10

CPL Properties


- **Differential** so complementary data inputs and outputs are always available (so don't need extra inverters)
- Still static, since the output defining nodes are always tied to V_{DD} or GND through a low resistance path
- Design is **modular**; all gates use the same topology, only the inputs are permuted.
- Simple XOR makes it attractive for structures like **adders**
- Fast (assuming number of transistors in series is small)
- Additional routing overhead for complementary signals
- Still have static power dissipation problems

9/18/2006

VLSI Design I; A. Milenkovic

11

CPL Full Adder




9/18/2006

VLSI Design I; A. Milenkovic

12

CPL Full Adder




9/18/2006

VLSI Design I; A. Milenkovic

13

NMOS Only PT Driving an Inverter




- V_x does not pull up to V_{DD} , but $V_{DD} - V_{Tn}$
- Threshold voltage drop causes static power consumption (M_2 may be weakly conducting forming a path from V_{DD} to GND)
- Notice V_{Tn} increases of pass transistor due to **body effect** (V_{SB})

9/18/2006

VLSI Design I; A. Milenkovic

14

Voltage Swing of PT Driving an Inverter



- **Body effect** – large V_{SB} at x - when pulling high (B is tied to GND and S charged up close to V_{DD})
- So the voltage drop is even worse


$$V_x = V_{DD} - (V_{Tn0} + \gamma(\sqrt{|2\phi_f| + V_x} - \sqrt{|2\phi_f|}))$$

9/18/2006

VLSI Design I; A. Milenkovic

15

Cascaded NMOS Only PTs




- Pass transistor gates should **never** be cascaded as on the left
- Logic on the right suffers from static power dissipation and reduced noise margins

9/18/2006

VLSI Design I; A. Milenkovic

16

Solution 1: Level Restorer




- Full swing on x (due to Level Restorer) so no static power consumption by inverter
- No static backward current path through Level Restorer and PT since Restorer is only active when A is high
- For correct operation M_r must be sized correctly (**ratioed**)

9/18/2006

VLSI Design I; A. Milenkovic

17

Transient Level Restorer Circuit Response



- Restorer has speed and power impacts: increases the capacitance at x, slowing down the gate; increases t_r (but decreases t_f)


9/18/2006

VLSI Design I; A. Milenkovic

18

Solution 2: Multiple V_T Transistors

- Technology solution: Use (near) zero V_T devices for the NMOS PTs to eliminate *most* of the threshold drop (body effect still in force preventing full swing to V_{DD})



- Impacts static power consumption due to subthreshold currents flowing through the PTs (even if V_{GS} is below V_T)



9/18/2006

VLSI Design I; A. Milenkovic

19

Solution 3: Transmission Gates (TGs)

- Most widely used solution



- Full swing** bidirectional switch controlled by the gate signal C, $A = B$ if $C = 1$



9/18/2006

VLSI Design I; A. Milenkovic

20

Solution 3: Transmission Gates (TGs)

- Most widely used solution




- Full swing *bidirectional* switch controlled by the gate signal C, $A = B$ if $C = 1$

9/18/2006

VLSI Design I; A. Milenkovic

21

Resistance of TG




9/18/2006

VLSI Design I; A. Milenkovic

22

TG Multiplexer




9/18/2006

VLSI Design I; A. Milenkovic

23

Transmission Gate XOR




9/18/2006

VLSI Design I; A. Milenkovic

24

Transmission Gate XOR




9/18/2006

VLSI Design I; A. Milenkovic

25

TG Full Adder




9/18/2006

VLSI Design I; A. Milenkovic

26

Differential TG Logic (DPL)



9/18/2006

VLSI Design I; A. Milenkovic

27