
**CPE/EE 427, CPE 527
VLSI Design I
Complementary CMOS Logic Gates**

Department of Electrical and Computer Engineering
University of Alabama in Huntsville

Aleksandar Milenkovic (www.ece.uah.edu/~milenka)

Static CMOS Logic

CMOS Circuit Styles

- **Static complementary CMOS** - except during switching, output connected to either VDD or GND via a low-resistance path
 - high noise margins
 - full rail to rail swing
 - VOH and VOL are at VDD and GND, respectively
 - low output impedance, high input impedance
 - no steady state path between VDD and GND (no static power consumption)
 - delay a function of load capacitance and transistor resistance
 - comparable rise and fall times (under the appropriate transistor sizing conditions)
- **Dynamic CMOS** - relies on temporary storage of signal values on the capacitance of high-impedance circuit nodes
 - simpler, faster gates
 - increased sensitivity to noise


9/18/2006

VLSI Design I; A. Milenkovic

3

Static Complementary CMOS

Pull-up network (PUN) and pull-down network (PDN)




PUN and PDN are **dual** logic networks

9/18/2006

VLSI Design I; A. Milenkovic

4

Threshold Drops




9/18/2006

VLSI Design I; A. Milenkovic

5

Threshold Drops




9/18/2006

VLSI Design I; A. Milenkovic


6

Construction of PDN

- NMOS devices in **series** implement a NAND function



- NMOS devices in **parallel** implement a NOR function



9/18/2006

VLSI Design I; A. Milenkovic

7

Dual PUN and PDN

- PUN and PDN are dual networks

- DeMorgan's theorems

$$\overline{A + B} = \overline{A} \cdot \overline{B} \quad [!(A + B) = !A \cdot !B \text{ or } !(A | B) = !A \& !B]$$

$$\overline{A \cdot B} = \overline{A} + \overline{B} \quad [!(A \cdot B) = !A + !B \text{ or } !(A & B) = !A | !B]$$

- a **parallel** connection of transistors in the PUN corresponds to a **series** connection of the PDN


- Complementary gate is naturally **inverting** (NAND, NOR, AOI, OAI)
- Number of transistors for an N-input logic gate is **2N**

9/18/2006

VLSI Design I; A. Milenkovic

8

CMOS NAND




9/18/2006

VLSI Design I; A. Milenkovic

9

CMOS NAND




9/18/2006


VLSI Design I; A. Milenkovic

10

CMOS NOR



| A | B | F |
|---|---|---|
| 0 | 0 | 1 |
| 0 | 1 | 0 |
| 1 | 0 | 0 |
| 1 | 1 | 0 |









9/18/2006

VLSI Design I; A. Milenkovic

11

CMOS NOR




9/18/2006

VLSI Design I; A. Milenkovic

12

Complex CMOS Gate




9/18/2006

VLSI Design I; A. Milenkovic

13

Complex CMOS Gate




9/18/2006

VLSI Design I; A. Milenkovic




14

XNOR/XOR Implementation

XNOR



XOR



- How many transistors in each?
- Can you create the stick transistor layout for the lower left circuit?

9/18/2006


VLSI Design I; A. Milenkovic

15

Combinational Logic Cells

- CMOS logic cells
 - AND-OR-INVERT (AOI)
 - OR-AND-INVERT(OAI)
- Example: AOI221
 $Z = (A^*B + C^*D + E)'$
 $Z = \text{AOI221}(A, B, C, D, E)$
 Exercise: Construct this logic cell?
- Example: OAI321
 $Z = [(A+B+C)^*(D+E)^*F]'$
 $Z = \text{OAI321}(A, B, C, D, E, F)$
 Exercise: Construct this logic cell?

AOI221




9/18/2006

VLSI Design I; A. Milenkovic

16

AOI221




9/18/2006

VLSI Design I; A. Milenkovic

17

Standard Cell Layout Methodology




What logic function is this?

9/18/2006

VLSI Design I; A. Milenkovic

18

OAI21 Logic Graph




9/18/2006

VLSI Design I; A. Milenkovic

19

Two Stick Layouts of $!(C \bullet (A + B))$




9/18/2006

VLSI Design I; A. Milenkovic

20

Consistent Euler Path

- An uninterrupted diffusion strip is possible only if there exists a Euler path in the logic graph
 - Euler path: a path through all nodes in the graph such that each edge is visited once and only once.



- For a single poly strip for every input signal, the Euler paths in the PUN and PDN must be **consistent** (the same)


9/18/2006

VLSI Design I; A. Milenkovic

21

Consistent Euler Path

- An uninterrupted diffusion strip is possible only if there exists a Euler path in the logic graph
 - Euler path: a path through all nodes in the graph such that each edge is visited once and only once.




- For a single poly strip for every input signal, the Euler paths in the PUN and PDN must be **consistent** (the same)

9/18/2006

VLSI Design I; A. Milenkovic

22

OAI22 Logic Graph




9/18/2006

VLSI Design I; A. Milenkovic

23

OAI22 Layout



- ❑ Some functions have no consistent Euler path like $x = !(a + bc + de)$ (but $x = !(bc + a + de)$ does!)

9/18/2006

VLSI Design I; A. Milenkovic

24

Combinational Logic Cells (cont'd)

- The AOI family of cells with 3 index numbers or less
 - $X = \{AOI, OAI, AO, OA\}; a,b,c=\{2,3\}$


| Cell Type | Cells | Number of Unique Cells |
|--------------|------------------------|------------------------|
| Xa1 | X21, X31 | 2 |
| Xa11 | X211, X311 | 2 |
| Xab | X22, X33, X32 | 3 |
| Xab1 | X221, X321, X331 | 3 |
| Xabc | X222, X333, X332, X322 | 4 |
| Total | | 14 |

9/18/2006

VLSI Design I; A. Milenkovic

25

VTC is Data-Dependent



- The threshold voltage of M₂ is higher than M₁ due to the body effect (γ)

$$V_{Tn1} = V_{Tn0}$$

$$V_{Tn2} = V_{Tn0} + \gamma(\sqrt{|2\phi_F| + V_{int}} - \sqrt{|2\phi_F|})$$


since V_{SB} of M₂ is not zero (when $V_B = 0$) due to the presence of C_{int}

9/18/2006

VLSI Design I; A. Milenkovic

26

Static CMOS Full Adder Circuit




9/18/2006

VLSI Design I; A. Milenkovic

27

Static CMOS Full Adder Circuit

$$!C_{out} = !C_{in} \& (!A \mid !B) \mid (!A \& !B) \quad !Sum = C_{out} \& (!A \mid !B \mid !C_{in}) \mid (!A \& !B \& !C_{in})$$



$$C_{out} = C_{in} \& (A \mid B) \mid (A \& B)$$

$$Sum = !C_{out} \& (A \mid B \mid C_{in}) \mid (A \& B \& C_{in})$$

9/18/2006

VLSI Design I; A. Milenkovic

28