
CPE/EE 427, CPE 527 VLSI Design I Circuit Families

Department of Electrical and Computer Engineering
University of Alabama in Huntsville


Aleksandar Milenkovic (www.ece.uah.edu/~milenka)

Outline

- Skewed Gates
- Pseudo-nMOS Logic
- Dynamic Logic
- Pass Transistor Logic

Introduction

- What makes a circuit fast?
 - $I = C \frac{dV}{dt} \rightarrow t_{pd} \propto (C/I) \Delta V$
 - low capacitance
 - high current
 - small swing
- Logical effort is proportional to C/I
- pMOS are the enemy!
 - High capacitance for a given current
- Can we take the pMOS capacitance off the input?
- Various circuit families try to do this...





11/1/2006

VLSI Design I; A. Milenkovic

3

Pseudo-nMOS

- In the old days, nMOS processes had no pMOS
 - Instead, use pull-up transistor that is always ON
- In CMOS, use a pMOS that is always ON
 - *Ratio* issue
 - Make pMOS about $\frac{1}{4}$ effective strength of pulldown network



11/1/2006

VLSI Design I; A. Milenkovic

4

Asymmetric Gates





FIG 6.7 Resettable buffer optimized for data input

11/1/2006

VLSI Design I; A. Milenkovic

5

Skewed Gates






FIG 6.9 Logical effort calculation for HI-skew inverter

11/1/2006

VLSI Design I; A. Milenkovic

6

Skewed Gates




FIG 6.10 Catalog of skewed gates


11/1/2006

VLSI Design I; A. Milenkovic


7

Pseudo-nMOS Gates


- Design for unit current on output to compare with unit inverter.
- pMOS fights nMOS




Inverter



NAND2



NOR2




11/1/2006

VLSI Design I; A. Milenkovic


8

Pseudo-nMOS Gates


- Design for unit current on output to compare with unit inverter.
- pMOS fights nMOS




Inverter



NAND2



NOR2




11/1/2006

VLSI Design I; A. Milenkovic


9

Pseudo-nMOS Gates


- Design for unit current on output to compare with unit inverter.
- pMOS fights nMOS




Inverter



NAND2



NOR2




11/1/2006

VLSI Design I; A. Milenkovic


10

Pseudo-nMOS Gates

- Design for unit current on output to compare with unit inverter.
- pMOS fights nMOS




Inverter




$$\begin{aligned} g_u &= 4/3 \\ g_d &= 4/9 \\ g_{avg} &= 8/9 \\ p_u &= 6/3 \\ p_d &= 6/9 \\ p_{avg} &= 12/9 \end{aligned}$$

NAND2



$$\begin{aligned} g_u &= 8/3 \\ g_d &= 8/9 \\ g_{avg} &= 16/9 \\ p_u &= 10/3 \\ p_d &= 10/9 \\ p_{avg} &= 20/9 \end{aligned}$$

NOR2



$$\begin{aligned} g_u &= 4/3 \\ g_d &= 4/9 \\ g_{avg} &= 8/9 \\ p_u &= 10/3 \\ p_d &= 10/9 \\ p_{avg} &= 20/9 \end{aligned}$$

11/1/2006


VLSI Design I; A. Milenkovic

11

Pseudo-nMOS Design

- Ex: Design a k-input AND gate using pseudo-nMOS. Estimate the delay driving a fanout of H

- G =
- F =
- P =
- N =
- D =



11/1/2006


VLSI Design I; A. Milenkovic

12

Pseudo-nMOS Design

- Ex: Design a k-input AND gate using pseudo-nMOS. Estimate the delay driving a fanout of H

- $G = 1 * 8/9 = 8/9$
- $F = GBH = 8H/9$
- $P = 1 + (4+8k)/9 = (8k+13)/9$
- $N = 2$
- $D = NF^{1/N} + P = \frac{4\sqrt{2H}}{3} + \frac{8k+13}{9}$




11/1/2006

VLSI Design I; A. Milenkovic

13

Pseudo-nMOS Power

- Pseudo-nMOS draws power whenever $Y = 0$
 - Called static power $P = I \cdot V_{DD}$
 - A few mA / gate * 1M gates would be a problem
 - This is why nMOS went extinct!
- Use pseudo-nMOS sparingly for wide NORs
- Turn off pMOS when not in use




11/1/2006

VLSI Design I; A. Milenkovic

14

Dynamic Logic

- Dynamic gates uses a clocked pMOS pullup
- Two modes: *precharge* and *evaluate*




11/1/2006

VLSI Design I; A. Milenkovic

15

The Foot

- What if pulldown network is ON during precharge?
- Use series evaluation transistor to prevent fight.




11/1/2006

VLSI Design I; A. Milenkovic

16

Logical Effort




11/1/2006

VLSI Design I; A. Milenkovic

17

Logical Effort




11/1/2006

VLSI Design I; A. Milenkovic

18

Monotonicity

- Dynamic gates require *monotonically rising* inputs during evaluation
 - $0 \rightarrow 0$
 - $0 \rightarrow 1$
 - $1 \rightarrow 1$
 - But not $1 \rightarrow 0$




11/1/2006

VLSI Design I; A. Milenkovic

19

Monotonicity Woes

- But dynamic gates produce monotonically falling outputs during evaluation
- Illegal for one dynamic gate to drive another!




11/1/2006

VLSI Design I; A. Milenkovic

20

Monotonicity Woes

- But dynamic gates produce monotonically falling outputs during evaluation
- Illegal for one dynamic gate to drive another!




11/1/2006

VLSI Design I; A. Milenkovic

21

Domino Gates

- Follow dynamic stage with inverting static gate
 - Dynamic / static pair is called domino gate
 - Produces monotonic outputs




11/1/2006

VLSI Design I; A. Milenkovic

22

Domino Optimizations

- Each domino gate triggers next one, like a string of dominos toppling over
- Gates evaluate sequentially but precharge in parallel
- Thus evaluation is more critical than precharge
- HI-skewed static stages can perform logic



11/1/2006


VLSI Design I; A. Milenkovic

23

Dual-Rail Domino

- Domino only performs noninverting functions:
 - AND, OR but not NAND, NOR, or XOR
- Dual-rail domino solves this problem
 - Takes true and complementary inputs
 - Produces true and complementary outputs

sig_h	sig_l	Meaning
0	0	Precharged
0	1	'0'
1	0	'1'
1	1	invalid



11/1/2006

VLSI Design I; A. Milenkovic

24

Example: AND/NAND

- Given A_h, A_l, B_h, B_l
- Compute $Y_h = A * B, Y_l = \sim(A * B)$


11/1/2006

VLSI Design I; A. Milenkovic

25

Example: AND/NAND

- Given A_h, A_l, B_h, B_l
- Compute $Y_h = A * B, Y_l = \sim(A * B)$
- Pulldown networks are conduction complements




11/1/2006

VLSI Design I; A. Milenkovic

26

Example: XOR/XNOR

- Sometimes possible to share transistors




11/1/2006

VLSI Design I; A. Milenkovic

27

Leakage

- Dynamic node floats high during evaluation
 - Transistors are leaky ($I_{OFF} \neq 0$)
 - Dynamic value will leak away over time
 - Formerly milliseconds, now nanoseconds!
- Use keeper to hold dynamic node
 - Must be weak enough not to fight evaluation




11/1/2006

VLSI Design I; A. Milenkovic

28

Charge Sharing

- Dynamic gates suffer from charge sharing




11/1/2006

VLSI Design I; A. Milenkovic

29

Charge Sharing

- Dynamic gates suffer from charge sharing



$$V_x = V_Y =$$


11/1/2006

VLSI Design I; A. Milenkovic

30

Charge Sharing

- Dynamic gates suffer from charge sharing



$$V_x = V_y = \frac{C_y}{C_x + C_y} V_{DD}$$


11/1/2006

VLSI Design I; A. Milenkovic

31

Secondary Precharge

- Solution: add secondary precharge transistors
 - Typically need to precharge every other node
- Big load capacitance C_Y helps as well



11/1/2006

VLSI Design I; A. Milenkovic

32

Noise Sensitivity

- Dynamic gates are very sensitive to noise
 - Inputs: $V_{IH} \approx V_{tn}$
 - Outputs: floating output susceptible noise
- Noise sources
 - Capacitive crosstalk
 - Charge sharing
 - Power supply noise
 - Feedthrough noise
 - And more!

11/1/2006

VLSI Design I; A. Milenkovic

33

Domino Summary

- Domino logic is attractive for high-speed circuits
 - 1.5 – 2x faster than static CMOS
 - But many challenges:
 - Monotonicity
 - Leakage
 - Charge sharing
 - Noise
- Widely used in high-performance microprocessors


11/1/2006

VLSI Design I; A. Milenkovic

34

NMOS Transistors in Series/Parallel

- Primary inputs drive both gate and source/drain terminals
- NMOS switch closes when the gate input is high



- Remember –
NMOS transistors pass a strong 0 but a weak 1


11/1/2006

VLSI Design I; A. Milenkovic

35

PMOS Transistors in Series/Parallel

- Primary inputs drive both gate and source/drain terminals
- PMOS switch closes when the gate input is low




- Remember –
PMOS transistors pass a strong 1 but a weak 0

11/1/2006

VLSI Design I; A. Milenkovic

36

Pass Transistor (PT) Logic




- Gate is static – a low-impedance path exists to both supply rails under all circumstances
- **N** transistors instead of **2N**
- No static power consumption
- Ratioless
- Bidirectional (versus undirectional)

11/1/2006

VLSI Design I; A. Milenkovic

37

VTC of PT AND Gate




Pure PT logic is not **regenerative** - the signal gradually degrades after passing through a number of PTs
(can fix with static CMOS inverter insertion)

11/1/2006

VLSI Design I; A. Milenkovic

38

NMOS Only PT Driving an Inverter




- V_x does not pull up to V_{DD} , but $V_{DD} - V_{Tn}$
- Threshold voltage drop causes static power consumption (M_2 may be weakly conducting forming a path from V_{DD} to GND)
- Notice V_{Tn} increases of pass transistor due to **body effect** (V_{SB})

11/1/2006

VLSI Design I; A. Milenkovic

39

Voltage Swing of PT Driving an Inverter



- **Body effect** – large V_{SB} at x - when pulling high (B is tied to GND and S charged up close to V_{DD})
- So the voltage drop is even worse


$$V_x = V_{DD} - (V_{Tn0} + \gamma(\sqrt{|2\phi_f| + V_x} - \sqrt{|2\phi_f|}))$$

11/1/2006

VLSI Design I; A. Milenkovic

40

Cascaded NMOS Only PTs




- Pass transistor gates should **never** be cascaded as on the left
- Logic on the right suffers from static power dissipation and reduced noise margins

11/1/2006

VLSI Design I; A. Milenkovic

41

Solution 1: Level Restorer




- Full swing on x (due to Level Restorer) so no static power consumption by inverter
- No static backward current path through Level Restorer and PT since Restorer is only active when A is high
- For correct operation M_r must be sized correctly (**ratioed**)

11/1/2006

VLSI Design I; A. Milenkovic

42

Transient Level Restorer Circuit Response



- Restorer has speed and power impacts: increases the capacitance at x, slowing down the gate; increases t_r (but decreases t_f)


11/1/2006

VLSI Design I; A. Milenkovic

43

Solution 2: Multiple V_T Transistors

- Technology solution: Use (near) zero V_T devices for the NMOS PTs to eliminate *most* of the threshold drop (body effect still in force preventing full swing to V_{DD})



- Impacts static power consumption due to subthreshold currents flowing through the PTs (even if V_{GS} is below V_T)



11/1/2006

VLSI Design I; A. Milenkovic

44

Solution 3: Transmission Gates (TGs)

- Most widely used solution



- **Full swing** bidirectional switch controlled by the gate signal C, $A = B$ if $C = 1$



11/1/2006

VLSI Design I; A. Milenkovic

45

Solution 3: Transmission Gates (TGs)

- Most widely used solution




- **Full swing** bidirectional switch controlled by the gate signal C, $A = B$ if $C = 1$

11/1/2006

VLSI Design I; A. Milenkovic

46

Resistance of TG



11/1/2006

VLSI Design I; A. Milenkovic

47

Pass Transistor Circuits

- Use pass transistors like switches to do logic
- Inputs drive diffusion terminals as well as gates
- CMOS + Transmission Gates:
 - 2-input multiplexer
 - Gates should be restoring




11/1/2006

VLSI Design I; A. Milenkovic

48

TG Multiplexer




11/1/2006

VLSI Design I; A. Milenkovic

49

Transmission Gate XOR




11/1/2006

VLSI Design I; A. Milenkovic

50

Transmission Gate XOR




11/1/2006

VLSI Design I; A. Milenkovic

51

TG Full Adder





11/1/2006

VLSI Design I; A. Milenkovic

52

Differential TG Logic (DPL)




11/1/2006

VLSI Design I; A. Milenkovic

53

CPL

- Complementary Pass-transistor Logic
 - Dual-rail form of pass transistor logic
 - Avoids need for ratioed feedback
 - Optional cross-coupling for rail-to-rail swing




11/1/2006

VLSI Design I; A. Milenkovic

54

Differential PT Logic (CPL)



11/1/2006

VLSI Design I; A. Milenkovic

55

CPL Properties


- **Differential** so complementary data inputs and outputs are always available (so don't need extra inverters)
- Still static, since the output defining nodes are always tied to V_{DD} or GND through a low resistance path
- Design is **modular**; all gates use the same topology, only the inputs are permuted.
- Simple XOR makes it attractive for structures like **adders**
- Fast (assuming number of transistors in series is small)
- Additional routing overhead for complementary signals
- Still have static power dissipation problems

11/1/2006

VLSI Design I; A. Milenkovic

56

CPL Full Adder




11/1/2006

VLSI Design I; A. Milenkovic

57

CPL Full Adder



11/1/2006

VLSI Design I; A. Milenkovic

58