





































	Intrinsic Dela	ay Term, p)
• The more in gate, the high	volved the strue ther the intrinsion	cture of the	e complex mpared to an
inverter	Gate Type	р	
	Inverter	1	
	n-input NAND	n	
	n-input NOR	n	
	n-way mux	2n	
	XOR, XNOR	n 2 ⁿ⁻¹	
		Ignoring sed effects such	cond order n as
		capacitance	
10/4/2006	VLSI Design I; A. M	lilenkovic	20

		Logica	al Effort	Term,	g		
• g ga sii –	represents t ates have to milar (speec the logical ef an output cur capacitance	he fact th work hai I) respon fort of a ga rent than a a gate pres	nat, for a g rder than a se te tells how an inverter (l sents to deli	jiven load an inverte much wors how much ver it same	d, complex er to produc se it is at proc more input e output curre	ce a ducing nt)	
	Gate Type	g (for 1 to 4 input gates)					
		1	2	3	4	1	
	Inverter	1				1	
	NAND		4/3	5/3	(n+2)/3	1	
	NOR		5/3	7/3	(2n+1)/3	1	
	mux		2	2	2	1	
	VOD		1	12		1	
	I XOR		4	14			



















