

---

**CPE/EE 427, CPE 527  
VLSI Design I  
IC Manufacturing**

Department of Electrical and Computer Engineering  
University of Alabama in Huntsville


Aleksandar Milenkovic

---

---


**The MOS Transistor**

---



## The NMOS Transistor Cross Section

n areas have been doped with donor ions (arsenic) of concentration  $N_D$  - electrons are the majority carriers




p areas have been doped with acceptor ions (boron) of concentration  $N_A$  - holes are the majority carriers

9/11/2006

VLSI Design I; A. Milenkovic

3

## Switch Model of NMOS Transistor




9/11/2006

VLSI Design I; A. Milenkovic

4

## Switch Model of PMOS Transistor




9/11/2006

VLSI Design I; A. Milenkovic

5

## CMOS Inverter: A First Look




9/11/2006

VLSI Design I; A. Milenkovic

6

## CMOS Inverter: Steady State Response




$$\begin{aligned}
 V_{OL} &= 0 \\
 V_{OH} &= V_{DD} \\
 V_M &= f(R_n, R_p)
 \end{aligned}$$

## Growing the Silicon Ingot



From Smithsonian, 2000

## CMOS Process at a Glance




- One full photolithography sequence per layer (mask)
- Built (roughly) from the bottom up
  - 5 metal 2
  - 4 metal 1
  - 2 polysilicon
  - 3 source and drain diffusions exception!
  - 1 tubs (aka wells, active areas)

9/11/2006

VLSI Design I; A. Milenkovic

9

## Photolithographic Process




9/11/2006

VLSI Design I; A. Milenkovic

10

## Patterning - Photolithography

1. Oxidation
2. Photoresist (PR) coating
3. Stepper exposure
4. Photoresist development and bake
5. Acid etching
  - Unexposed (negative PR)
  - Exposed (positive PR)
6. Spin, rinse, and dry
7. Processing step
  - Ion implantation
  - Plasma etching
  - Metal deposition
8. Photoresist removal (ashing)




9/11/2006

VLSI Design I; A. Milenkovic

11

## Example of Patterning of SiO2




9/11/2006

VLSI Design I; A. Milenkovic


12

## Diffusion and Ion Implantation

1. Area to be doped is exposed (photolithography)



2. Diffusion or Ion implantation




9/11/2006

VLSI Design I; A. Milenkovic

13

## Deposition and Etching

1. Pattern masking (photolithography)




2. Deposit material over entire wafer

CVD ( $\text{Si}_3\text{N}_4$ )  
chemical deposition  
(polysilicon)  
sputtering (Al)



3. Etch away unwanted material

wet etching  
dry (plasma) etching



9/11/2006

VLSI Design I; A. Milenkovic

14

# Planarization: Polishing the Wafers



9/11/2006

VLSI Design I; A. Milenkovic


From *Smithsonian*, 2000  
15

# Self-Aligned Gates


1. Create thin oxide in the "active" regions, thick elsewhere




2. Deposit polysilicon



3. Etch thin oxide from active region (poly acts as a mask for the diffusion)



4. Implant dopant




9/11/2006

VLSI Design I; A. Milenkovic

16



## Simplified CMOS Inverter Process




9/11/2006

VLSI Design I; A. Milenkovic

17

## P-Well Mask




9/11/2006

VLSI Design I; A. Milenkovic

18

## Active Mask




9/11/2006

VLSI Design I; A. Milenkovic

19

## Poly Mask




9/11/2006

VLSI Design I; A. Milenkovic

20

## P+ Select Mask




9/11/2006

VLSI Design I; A. Milenkovic

21

## N+ Select Mask




9/11/2006

VLSI Design I; A. Milenkovic

22

# Contact Mask




9/11/2006

VLSI Design I; A. Milenkovic

23

# Metal Mask




9/11/2006

VLSI Design I; A. Milenkovic

24

## A Modern CMOS Process

### Dual-Well Trench-Isolated CMOS




9/11/2006


VLSI Design I; A. Milenkovic

25


## Modern CMOS Process Walk-Through



Base material: p+ substrate with p-epi layer



After deposition of gate-oxide and sacrificial nitride (acts as a buffer layer)





After plasma etch of insulating trenches using the inverse of the active area mask

9/11/2006

VLSI Design I; A. Milenkovic

26

## CMOS Process Walk-Through, con't






9/11/2006

VLSI Design I; A. Milenkovic

27

## CMOS Process Walk-Through, con't




9/11/2006


VLSI Design I; A. Milenkovic

28

## CMOS Process Walk-Through, con't



After deposition and patterning of first Al layer.




After deposition of  $\text{SiO}_2$  insulator, etching of via's, deposition and patterning of second layer of Al.

## CMOS Fabrication

- CMOS transistors are fabricated on silicon wafer
- Lithography process similar to printing press
- On each step, different materials are deposited or etched
- Easiest to understand by viewing both top and cross-section of wafer in a simplified manufacturing process

## Inverter Cross-section

- Typically use p-type substrate for nMOS transistors
- Requires n-well for body of pMOS transistors




9/11/2006

VLSI Design I; A. Milenkovic

31

## Well and Substrate Taps

- Substrate must be tied to GND and n-well to V<sub>DD</sub>
- Metal to lightly-doped semiconductor forms poor connection called Shottky Diode
- Use heavily doped well and substrate contacts / taps



9/11/2006


VLSI Design I; A. Milenkovic

32



## Inverter Mask Set

- Transistors and wires are defined by *masks*
- Cross-section taken along dashed line




9/11/2006

VLSI Design I; A. Milenkovic

33

## Detailed Mask Views

- Six masks
  - n-well
  - Polysilicon
  - n+ diffusion
  - p+ diffusion
  - Contact
  - Metal



9/11/2006

VLSI Design I; A. Milenkovic

34

## Fabrication Steps

---

- Start with blank wafer
- Build inverter from the bottom up
- First step will be to form the n-well
  - Cover wafer with protective layer of  $\text{SiO}_2$  (oxide)
  - Remove layer where n-well should be built
  - Implant or diffuse n dopants into exposed wafer
  - Strip off  $\text{SiO}_2$



9/11/2006


VLSI Design I; A. Milenkovic

35

## Oxidation

---

- Grow  $\text{SiO}_2$  on top of Si wafer
  - 900 – 1200 C with  $\text{H}_2\text{O}$  or  $\text{O}_2$  in oxidation furnace




9/11/2006

VLSI Design I; A. Milenkovic

36

## Photoresist

- Spin on photoresist
  - Photoresist is a light-sensitive organic polymer
  - Softens where exposed to light




9/11/2006

VLSI Design I; A. Milenkovic

37

## Lithography

- Expose photoresist through n-well mask
- Strip off exposed photoresist




9/11/2006

VLSI Design I; A. Milenkovic

38

## Etch

- Etch oxide with hydrofluoric acid (HF)
  - Seeps through skin and eats bone; nasty stuff!!!
- Only attacks oxide where resist has been exposed




9/11/2006

VLSI Design I; A. Milenkovic

39

## Strip Photoresist

- Strip off remaining photoresist
  - Use mixture of acids called piranha etch
- Necessary so resist doesn't melt in next step




9/11/2006

VLSI Design I; A. Milenkovic

40

## n-well

- n-well is formed with diffusion or ion implantation
- Diffusion
  - Place wafer in furnace with arsenic gas
  - Heat until As atoms diffuse into exposed Si
- Ion Implantation
  - Blast wafer with beam of As ions
  - Ions blocked by  $\text{SiO}_2$ , only enter exposed Si




9/11/2006

VLSI Design I; A. Milenkovic

41

## Strip Oxide

- Strip off the remaining oxide using HF
- Back to bare wafer with n-well
- Subsequent steps involve similar series of steps




9/11/2006

VLSI Design I; A. Milenkovic

42

## Polysilicon

- Deposit very thin layer of gate oxide
  - $< 20 \text{ \AA}$  (6-7 atomic layers)
- Chemical Vapor Deposition (CVD) of silicon layer
  - Place wafer in furnace with Silane gas ( $\text{SiH}_4$ )
  - Forms many small crystals called polysilicon
  - Heavily doped to be good conductor




9/11/2006

VLSI Design I; A. Milenkovic

43

## Polysilicon Patterning

- Use same lithography process to pattern polysilicon




9/11/2006

VLSI Design I; A. Milenkovic

44

## Self-Aligned Process

- Use oxide and masking to expose where n+ dopants should be diffused or implanted
- N-diffusion forms nMOS source, drain, and n-well contact




9/11/2006

VLSI Design I; A. Milenkovic

45

## N-diffusion

- Pattern oxide and form n+ regions
- *Self-aligned process* where gate blocks diffusion
- Polysilicon is better than metal for self-aligned gates because it doesn't melt during later processing




9/11/2006

VLSI Design I; A. Milenkovic

46

## N-diffusion cont.

- Historically dopants were diffused
- Usually ion implantation today
- But regions are still called diffusion




9/11/2006

VLSI Design I; A. Milenkovic

47

## N-diffusion cont.

- Strip off oxide to complete patterning step



9/11/2006


VLSI Design I; A. Milenkovic

48



## P-Diffusion

- Similar set of steps form p+ diffusion regions for pMOS source and drain and substrate contact




9/11/2006

VLSI Design I; A. Milenkovic

49

## Contacts

- Now we need to wire together the devices
- Cover chip with thick field oxide
- Etch oxide where contact cuts are needed




9/11/2006

VLSI Design I; A. Milenkovic

50

## Metalization

- Sputter on aluminum over whole wafer
- Pattern to remove excess metal, leaving wires



9/11/2006

VLSI Design I; A. Milenkovic

51

## Layout

- Chips are specified with set of masks
- Minimum dimensions of masks determine transistor size (and hence speed, cost, and power)
- Feature size  $f$  = distance between source and drain
  - Set by minimum width of polysilicon
- Feature size improves 30% every 3 years or so
- Normalize for feature size when describing design rules
- Express rules in terms of  $\lambda = f/2$ 
  - E.g.  $\lambda = 0.3 \mu\text{m}$  in  $0.6 \mu\text{m}$  process


9/11/2006

VLSI Design I; A. Milenkovic

52

## Simplified Design Rules

- Conservative rules to get you started




9/11/2006

VLSI Design I; A. Milenkovic

53

## Inverter Layout

- Transistor dimensions specified as Width / Length
  - Minimum size is  $4\lambda / 2\lambda$ , sometimes called 1 unit
  - In  $f = 0.6 \mu\text{m}$  process, this is  $1.2 \mu\text{m}$  wide,  $0.6 \mu\text{m}$  long




9/11/2006

VLSI Design I; A. Milenkovic

54

## Layout Editor: *max* Design Frame




9/11/2006

VLSI Design I; A. Milenkovic

55

## *max* Layer Representation




- Metals (five) and vias/contacts between the interconnect levels
  - Note that **m5** connects only to **m4**, **m4** only to **m3**, etc., and **m1** only to poly, ndif, and pdif
  - Some technologies support “stacked vias”
- Active – active areas on/in substrate (poly gates, transistor channels (nfet, pfet), source and drain diffusions (ndif, pdif), and well contacts (nwc, pwc))
- Wells (nw) and other select areas (pplus, nplus, prb)

9/11/2006

VLSI Design I; A. Milenkovic

56

## CMOS Inverter *max* Layout




9/11/2006

VLSI Design I; A. Milenkovic

57

## Simplified Layouts in *max*

- Online design rule checking (DRC)
- Automatic fet generation (just overlap poly and diffusion and it creates a transistor)
- Simplified via/contact generation
  - v12, v23, v34, v45
  - ct, nwc, pwc



9/11/2006

VLSI Design I; A. Milenkovic

58

## Design Rule Checker



9/11/2006

VLSI Design I; A. Milenkovic

59

## Design Rules

- Interface between the circuit designer and process engineer
- Guidelines for constructing process masks
- Unit dimension: minimum line width
  - scalable design rules: lambda parameter
  - absolute dimensions: **micron rules**
- Rules constructed to ensure that design works even when small fab errors (within some tolerance) occur
- A complete set includes
  - set of layers
  - intra-layer: relations between objects in the same layer
  - inter-layer: relations between objects on different layers

9/11/2006



VLSI Design I; A. Milenkovic

60

## Why Have Design Rules?

To be able to tolerate some level of fabrication errors such as

1. Mask misalignment
2. Dust
3. Process parameters (e.g., lateral diffusion)
4. Rough surfaces




9/11/2006

VLSI Design I; A. Milenkovic

61

## Intra-Layer Design Rule Origins

- Minimum dimensions (e.g., widths) of objects on each layer to maintain that object after fab
  - minimum line width is set by the resolution of the patterning process (photolithography)
- Minimum spaces between objects (that are *not* related) on the same layer to ensure they will not short after fab




9/11/2006

VLSI Design I; A. Milenkovic


62

# Intra-Layer Design Rules




# Inter-Layer Design Rule Origins

1. Transistor rules – transistor formed by overlap of active and poly layers





## Transistor Layout




9/11/2006

VLSI Design I; A. Milenkovic

65

## Select Layer



9/11/2006


VLSI Design I; A. Milenkovic

66

## Inter-Layer Design Rule Origins, Con't

### 2. Contact and via rules

M1 contact to p-diffusion M1 contact to n-diffusion M1 contact to poly	}	Contact Mask
Mx contact to My		Via Masks




9/11/2006

VLSI Design I; A. Milenkovic

67

## Vias and Contacts



9/11/2006

VLSI Design I; A. Milenkovic

68

## CMOS Process Layers

Mask/Layer name	Derivation from drawn layers	Alternative names for mask/layer	MOSIS mask label
n-well	=nwell	bulk, substrate, tub, n-tub, moat	CWN
p-well	=pwell	bulk, substrate, tub, p-tub, moat	CWP
active	=pdiff+ndiff	thin oxide, thinox, island, gate oxide	CAA
polysilicon	=poly	poly, gate	CPG
n-diffusion implant	=grow(ndiff)	ndiff, n-select, nplus, n+	CSN
p-diffusion implant	=grow(pdiff)	pdiff, p-select, pplus, p+	CSP
contact	=contact	contact cut, poly contact, diffusion contact	CCP and CCA
metal1	=m1	first-level metal	CMF
metal2	=m2	second-level metal	CMS
via2	=via2	metal2/metal3 via	CVS
metal3	=m3	third-level metal	CMT
glass	=glass	passivation, overglass, pad	COG

9/11/2006

VLSI Design I; A. Milenkovic

69

## Summary

- MOS Transistors are stack of gate, oxide, silicon
- Can be viewed as electrically controlled switches
- Build logic gates out of switches
- Draw masks to specify layout of transistors
  
- Now you know everything necessary to start designing schematics and layout for a simple chip!

9/11/2006

VLSI Design I; A. Milenkovic

70

## To probe further

---

- <http://www.leb.e-technik.uni-erlangen.de/lehre/mm/html/start.htm>