
**CPE/EE 427, CPE 527
VLSI Design I
Introduction, Design Metrics**

Department of Electrical and Computer Engineering
University of Alabama in Huntsville

Aleksandar Milenković

What is this course all about?

- **Introduction to digital integrated circuits.**
 - CMOS devices and manufacturing technology. CMOS inverters and gates. Propagation delay, noise margins, and power dissipation. Sequential circuits. Arithmetic, interconnect, and memories. Design methodologies.
- **What will you learn?**
 - Understanding, designing, and optimizing digital circuits with respect to different quality metrics: cost, speed, power dissipation, and reliability

Digital Integrated Circuits

- Introduction: Issues in digital design
- The CMOS inverter
- Combinational logic structures
- Sequential logic gates
- Design methodologies
- Interconnect: R, L and C
- Timing
- Arithmetic building blocks
- Memories and array structures

9/11/2006

VLSI Design I; A. Milenkovic

3

Why does it matter?




FIG 1.1 Size of worldwide semiconductor market

Source: Semiconductor Industry Association.

9/11/2006

VLSI Design I; A. Milenkovic

4

A Brief History


- 1947: First Transistor at Bell Lab
[John Bardeen and Walter Brattain]
- 1958: First Integrated circuit at Texas Instruments
[Jack Kilby]
- 1965: Moore's Law, Intel
[Gordon Moore]
- 1994: Integrated circuits became
\$100B/year business
- 2003: Industry manufactured 10^{18}
(one quintillion) transistors
(200M per human being)

9/11/2006

VLSI Design I; A. Milenkovic

5

The First Computer



**The Babbage
Difference Engine
(1832)**


**25,000 parts
cost: £17,470**

9/11/2006

VLSI Design I; A. Milenkovic

6

ENIAC - The first electronic computer (1946)




- Vacuum tube based digital computer
- “The Giant Brain” as labeled by the press
- ENIAC facts
 - Occupied 1,800 sq. feet
 - Weighted 30 tons
 - 18000 vacuum tubes
- Application: calculate firing tables for World War II artillery guns

9/11/2006

VLSI Design I; A. Milenkovic

7

The Transistor Revolution




First transistor
Bell Labs, 1948

9/11/2006

VLSI Design I; A. Milenkovic

8

The First Integrated Circuits



*Bipolar logic
1960's*

ECL 3-input Gate
Motorola 1966

9/11/2006

VLSI Design I; A. Milenkovic

9

IC Evolution

- SSI – Small Scale Integration (early 1970s)
 - contained 1 – 10 logic gates
- MSI – Medium Scale Integration
 - logic functions, counters
- LSI – Large Scale Integration
 - first microprocessors on the chip
- VLSI – Very Large Scale Integration
 - now offers 64-bit microprocessors, complete with cache memory (L1 and often L2), floating-point arithmetic unit(s), etc.

9/11/2006

VLSI Design I; A. Milenkovic

10

IC Evolution

- Bipolar technology
 - TTL (transistor-transistor logic), 1962; higher integration density
 - ECL (emitter-coupled logic), 1974; high-performance
- MOS (Metal-oxide-silicon)
 - although invented before bipolar transistor (1925, 1935), was initially difficult to manufacture
 - nMOS (n-channel MOS) technology developed in late 1970s required fewer masking steps, was denser, and consumed less power than equivalent bipolar ICs => an MOS IC was cheaper than a bipolar IC and led to investment and growth of the MOS IC market.
 - aluminum gates for replaced by polysilicon by early 1980
 - CMOS (Complementary MOS): n-channel and p-channel MOS transistors => lower power consumption, simplified fabrication process


9/11/2006

VLSI Design I; A. Milenkovic

11

Intel 4004

- Introduction date:
November 15, 1971
- Clock speed: 108 KHz
- Number of transistors: 2,300
(10 microns)
- Bus width: 4 bits
- Addressable memory: 640 bytes
- Typical use:
calculator, first microcomputer chip, arithmetic manipulation




9/11/2006

VLSI Design I; A. Milenkovic

12

Pentium 4

- **0.18-micron process technology (2, 1.9, 1.8, 1.7, 1.6, 1.5, and 1.4 GHz)**
 - Introduction date: August 27, 2001 (2, 1.9 GHz); ...; November 20, 2000 (1.5, 1.4 GHz)
 - Level Two cache: 256 KB Advanced Transfer Cache (Integrated)
 - System Bus Speed: 400 MHz
 - SSE2 SIMD Extensions
 - Transistors: 42 Million
 - Typical Use: Desktops and entry-level workstations
- **0.13-micron process technology (2.53, 2.2, 2 GHz)**
 - Introduction date: January 7, 2002
 - Level Two cache: 512 KB Advanced
 - Transistors: 55 Million




9/11/2006

VLSI Design I; A. Milenkovic

13

Intel's McKinley

- Introduction date: Mid 2002
- Caches: 32KB L1, 256 KB L2, 3MB L3 (on-chip)
- Clock: 1GHz
- Transistors: 221 Million
- Area: 464mm²
- Typical Use: High-end servers
- Future versions: 5GHz, 0.13-micron technology



9/11/2006

VLSI Design I; A. Milenkovic

14

Moore's Law


- In 1965, Gordon Moore noted that the number of transistors on a chip doubled every 18 to 24 months.
- He made a prediction that semiconductor technology will double its effectiveness every 18 months

9/11/2006

VLSI Design I; A. Milenkovic

15

Moore's Law




Electronics, April 19, 1965.

9/11/2006

VLSI Design I; A. Milenkovic

16

Evolution in Complexity




9/11/2006

VLSI Design I; A. Milenkovic

17

Transistor Counts




9/11/2006

VLSI Design I; A. Milenkovic

18

Moore's law in Microprocessors



Transistors on Lead Microprocessors double every 2 years


Courtesy, Intel

9/11/2006

VLSI Design I; A. Milenkovic

19

Die Size Growth



Die size grows by 14% to satisfy Moore's Law


Courtesy, Intel

9/11/2006

VLSI Design I; A. Milenkovic

20

Frequency



Lead Microprocessors frequency doubles every 2 years


Courtesy, Intel

9/11/2006

VLSI Design I; A. Milenkovic

21

Power Dissipation



Lead Microprocessors power continues to increase


Courtesy, Intel

9/11/2006

VLSI Design I; A. Milenkovic

22

Power will be a major problem



Power delivery and dissipation will be prohibitive


Courtesy, Intel

9/11/2006

VLSI Design I; A. Milenkovic

23

Power density



Power density too high to keep junctions at low temp

Courtesy, Intel

9/11/2006

VLSI Design I; A. Milenkovic

24

Technology Directions: SIA Roadmap

Year	1999	2002	2005	2008	2011	2014
Feature size (nm)	180	130	100	70	50	35
Logic trans/cm ²	6.2M	18M	39M	84M	180M	390M
Cost/trans (mc)	1.735	.580	.255	.110	.049	.022
#pads/chip	1867	2553	3492	4776	6532	8935
Clock (MHz)	1250	2100	3500	6000	10000	16900
Chip size (mm ²)	340	430	520	620	750	900
Wiring levels	6-7	7	7-8	8-9	9	10
Power supply (V)	1.8	1.5	1.2	0.9	0.6	0.5
High-perf pow (W)	90	130	160	170	175	183

9/11/2006

VLSI Design I; A. Milenkovic

25

Not Only Microprocessors


Cell
Phone



**Digital Cellular Market
(Phones Shipped)**

	1996	1997	1998	1999	2000
Units	48M	86M	162M	260M	435M

(data from Texas Instruments)



9/11/2006

VLSI Design I; A. Milenkovic

26

Why Scaling?


- Technology shrinks by 0.7/generation
- With every generation can integrate 2x more functions per chip; chip cost does not increase significantly
- Cost of a function decreases by 2x
- But ...
 - How to design chips with more and more functions?
 - Design engineering population does not double every two years...
- Hence, a need for more efficient design methods
 - Exploit different levels of abstraction

9/11/2006

VLSI Design I; A. Milenkovic

27

Design Abstraction Levels




9/11/2006

VLSI Design I; A. Milenkovic

28

Major Design Challenges

- Microscopic issues
 - ultra-high speeds
 - power dissipation and supply rail drop
 - growing importance of interconnect
 - noise, crosstalk
 - reliability, manufacturability
 - clock distribution



- Macroscopic issues
 - time-to-market
 - design complexity (millions of gates)
 - high levels of abstractions
 - design for test
 - reuse and IP, portability
 - systems on a chip (SoC)
 - tool interoperability


Year	Tech.	Complexity	Frequency	3 Yr. Design Staff Size	Staff Costs
1997	0.35	13 M Tr.	400 MHz	210	\$90 M
1998	0.25	20 M Tr.	500 MHz	270	\$120 M
1999	0.18	32 M Tr.	600 MHz	360	\$160 M
2002	0.13	130 M Tr.	800 MHz	800	\$360 M

9/11/2006

VLSI Design I; A. Milenkovic

29

Productivity Trends



Complexity outpaces design productivity

Courtesy, ITRS Roadmap

9/11/2006

VLSI Design I; A. Milenkovic

30

Fundamental Design Metrics

- Functionality
- Cost
 - NRE (fixed) costs - design effort
 - RE (variable) costs - cost of parts, assembly, test
- Reliability, robustness
 - Noise margins
 - Noise immunity
- Performance
 - Speed (delay)
 - Power consumption; energy
- Time-to-market

9/11/2006

VLSI Design I; A. Milenkovic

31

Cost of Integrated Circuits

- NRE (non-recurring engineering) costs
 - Fixed cost to produce the design
 - design effort
 - design verification effort
 - mask generation
 - Influenced by the design complexity and designer productivity
 - More pronounced for small volume products
- Recurring costs – proportional to product volume
 - silicon processing
 - also proportional to chip area
 - assembly (packaging)
 - test


$$\text{Cost per IC} = \text{Variable cost per IC} + \frac{\text{Fixed cost}}{\text{Volume}}$$

9/11/2006

VLSI Design I; A. Milenkovic

32

NRE Cost is Increasing




9/11/2006

VLSI Design I; A. Milenkovic

33

Cost per Transistor




9/11/2006

VLSI Design I; A. Milenkovic

34

Silicon Wafer



From <http://www.amd.com>

Going up to 12" (30cm)

9/11/2006


VLSI Design I; A. Milenkovic

35

Recurring Costs

$$\text{Variable cost} = \frac{\text{Die cost} + \text{Testing cost} + \text{Packaging cost}}{\text{Final test yield}}$$

$$\text{Cost of die} = \frac{\text{Cost of wafer}}{\text{Dies per wafer} \times \text{Die yield}}$$




9/11/2006

VLSI Design I; A. Milenkovic

36

Dies per Wafer

$$\text{Dies per wafer} = \frac{\pi \times (\text{Wafer diameter}/2)^2}{\text{Die area}} - \frac{\pi \times \text{Wafer diameter}}{\sqrt{2} \times \text{Die area}}$$




9/11/2006

VLSI Design I; A. Milenkovic

37

Yield



$$\text{Die yield} = \text{Wafer yield} \times \left(1 + \frac{\text{Defects per unit area} \times \text{Die area}}{\alpha} \right)^{-\alpha}$$

α is approximately 3

die cost = $f(\text{die area})^4$

9/11/2006

VLSI Design I; A. Milenkovic

38

Examples of Cost Metrics (1994)

Chip	Metal layers	Line width	Wafer cost	Defects /cm ²	Area (mm ²)	Dies/wafer	Yield	Die cost
386DX	2	0.90	\$900	1.0	43	360	71%	\$4
486DX2	3	0.80	\$1200	1.0	81	181	54%	\$12
PowerPC 601	4	0.80	\$1700	1.3	121	115	28%	\$53
HP PA 7100	3	0.80	\$1300	1.0	196	66	27%	\$73
DEC Alpha	3	0.70	\$1500	1.2	234	53	19%	\$149
Super SPARC	3	0.70	\$1700	1.6	256	48	13%	\$272
Pentium	3	0.80	\$1500	1.5	296	40	9%	\$417

9/11/2006

VLSI Design I; A. Milenkovic

39

Yield Example

- Example #1:
 - 20-cm wafer for a die that is 1.5 cm on a side.
 - Solution: Die area = $1.5 \times 1.5 = 2.25 \text{ cm}^2$.
 - Dies per wafer = $3.14 \times (20/2)^2 / 2.25 = 3.14 \times 20 / (2 \times 2.5)^{0.5} = 110$.
- Example #2
 - wafer size of 12 inches, die size of 2.5 cm^2 , 1 defects/cm², $\alpha = 3$ (measure of manufacturing process complexity)
 - 252 dies/wafer (remember, wafers round & dies square)
 - die yield of 16%
 - $252 \times 16\% =$ only 40 dies/wafer die yield !
- Die cost is strong function of die area
 - proportional to the third or fourth power of the die area

9/11/2006

VLSI Design I; A. Milenkovic

40

Functionality and Robustness


- Prime requirement – IC performs the function it is designed for
- Normal behavior deviates due to
 - variations in the manufacturing process (dimensions and device parameters vary between runs and even on a single wafer or die)
 - presence of disturbing on- or off-chip noise sources
- **Noise: Unwanted variation of voltages or currents at the logic nodes**

9/11/2006

VLSI Design I; A. Milenkovic

41

Reliability Noise in Digital Integrated Circuits



- **from two wires placed side by side**
 - **inductive coupling**
 - current change on one wire can influence signal on the neighboring wire
 - **capacitive coupling**
 - voltage change on one wire can influence signal on the neighboring wire
 - cross talk
- **from noise on the power and ground supply rails**
 - can influence signal levels in the gate

9/11/2006


VLSI Design I; A. Milenkovic

42

Example of Capacitive Coupling

- Signal wire glitches as large as 80% of the supply voltage will be common due to crosstalk between neighboring wires as feature sizes continue to scale

Crosstalk vs. Technology



From Dunlop, Lucent, 2000

9/11/2006


VLSI Design I; A. Milenkovic

43

Static Gate Behavior

- Steady-state parameters of a gate – *static behavior* – tell how robust a circuit is with respect to both variations in the manufacturing process and to noise disturbances.
- Digital circuits perform operations on Boolean variables $x \in \{0, 1\}$
- A logical variable is associated with a *nominal voltage level* for each logic state

$$1 \Leftrightarrow V_{OH} \text{ and } 0 \Leftrightarrow V_{OL}$$



$$V_{OH} = ! (V_{OL})$$

$$V_{OL} = ! (V_{OH})$$


- Difference between V_{OH} and V_{OL} is the *logic* or *signal swing* V_{sw}

9/11/2006

VLSI Design I; A. Milenkovic

44

DC Operation Voltage Transfer Characteristic




9/11/2006

VLSI Design I; A. Milenkovic

45

Mapping between analog and digital signals

- The regions of acceptable high and low voltages are delimited by V_{IH} and V_{IL} that represent the points on the VTC curve where the gain = -1 (dV_{out}/dV_{in})




9/11/2006

VLSI Design I; A. Milenkovic

46

Definition of Noise Margins

- For robust circuits, want the "0" and "1" intervals to be as large as possible



- Large noise margins are desirable, but not sufficient ...


9/11/2006

VLSI Design I; A. Milenkovic

47

The Regenerative Property

- A gate with regenerative property ensure that a disturbed signal converges back to a nominal voltage level




9/11/2006


VLSI Design I; A. Milenkovic

48


Conditions for Regeneration



$$v_1 = f(v_0) \Rightarrow v_1 = \text{finv}(v_2)$$



Regenerative Gate



Nonregenerative Gate

- To be regenerative, the VTC must have a transient region with a gain **greater** than 1 (in absolute value) bordered by two valid zones where the gain is **smaller** than 1. Such a gate has two stable operating points.

9/11/2006

VLSI Design I; A. Milenkovic

49

Noise Immunity

- Noise margin expresses the ability of a circuit to overpower a noise source
 - noise sources: supply noise, cross talk, interference, offset
- Absolute noise margin values are deceptive
 - a floating node is more easily disturbed than a node driven by a low impedance (in terms of voltage)
- Noise immunity** expresses the ability of the system to process and transmit information correctly in the presence of noise
- For good noise immunity, the signal swing (i.e., the difference between V_{OH} and V_{OL}) and the noise margin have to be large enough to overpower the impact of fixed sources of noise

9/11/2006

VLSI Design I; A. Milenkovic

50

Directivity

- A gate must be *undirectional*: changes in an output level should not appear at any unchanging input of the same circuit
 - In real circuits *full* directivity is an illusion (e.g., due to capacitive coupling between inputs and outputs)
- Key metrics: *output impedance* of the driver and *input impedance* of the receiver
 - ideally, the output impedance of the driver should be zero
 - input impedance of the receiver should be infinity

9/11/2006


VLSI Design I; A. Milenkovic

51

Fan-In and Fan-Out


- Fan-out – number of load gates connected to the output of the driving gate

- gates with large fan-out are slower



- Fan-in – the number of inputs to the gate

- gates with large fan-in are bigger and slower




9/11/2006

VLSI Design I; A. Milenkovic

52

The Ideal Inverter

- The ideal gate should have
 - infinite gain in the transition region
 - a gate threshold located in the middle of the logic swing
 - high and low noise margins equal to half the swing
 - input and output impedances of infinity and zero, resp.




9/11/2006

VLSI Design I; A. Milenkovic

53

An Old-time Inverter




9/11/2006

VLSI Design I; A. Milenkovic

54

Delay Definitions




9/11/2006

VLSI Design I; A. Milenkovic

55

Delay Definitions




9/11/2006

VLSI Design I; A. Milenkovic

56

Modeling Propagation Delay

- Model circuit as first-order RC network



$$v_{out}(t) = (1 - e^{-t/\tau})V$$

$$\text{where } \tau = RC$$

$$\begin{aligned} \text{Time to reach 50\% point is} \\ t = \ln(2) \tau = 0.69 \tau \end{aligned}$$

$$\begin{aligned} \text{Time to reach 90\% point is} \\ t = \ln(9) \tau = 2.2 \tau \end{aligned}$$

- Matches the delay of an inverter gate

9/11/2006

VLSI Design I; A. Milenkovic

57

Power and Energy Dissipation

- Power consumption: how much energy is consumed per operation and how much heat the circuit dissipates
 - supply line sizing (determined by **peak power**)

$$P_{peak} = V_{dd} I_{peak}$$
 - battery lifetime (determined by **average power dissipation**)

$$p(t) = v(t)i(t) = V_{dd}i(t) \quad P_{avg} = 1/T \int p(t) dt = V_{dd}/T \int i_{dd}(t) dt$$
 - packaging and cooling requirements
- Two important components: **static** and **dynamic**

$$E \text{ (joules)} = C_L V_{dd}^2 P_{0 \rightarrow 1} + t_{sc} V_{dd} I_{peak} P_{0 \rightarrow 1} + V_{dd} I_{leakage}$$

$$\downarrow \quad f_{0 \rightarrow 1} = P_{0 \rightarrow 1} * f_{clock} \quad \downarrow$$

$$P \text{ (watts)} = C_L V_{dd}^2 f_{0 \rightarrow 1} + t_{sc} V_{dd} I_{peak} f_{0 \rightarrow 1} + V_{dd} I_{leakage}$$

9/11/2006

VLSI Design I; A. Milenkovic

58

Power and Energy Dissipation

- Propagation delay and the power consumption of a gate are related
- Propagation delay is (mostly) determined by the speed at which a given amount of energy can be stored on the gate capacitors
 - the faster the energy transfer (higher power dissipation) the faster the gate
- For a given technology and gate topology, the product of the power consumption and the propagation delay is a constant
 - **Power-delay product (PDP)** – energy consumed by the gate per switching event
- An ideal gate is one that is fast and consumes little energy, so the ultimate quality metric is
 - **Energy-delay product (EDP)** = power-delay ²

9/11/2006

VLSI Design I; A. Milenkovic

59

Summary

- Digital integrated circuits have come a long way and still have quite some potential left for the coming decades
- Some interesting challenges ahead
 - Getting a clear perspective on the challenges and potential solutions is the purpose of this course
- Understanding the design metrics that govern digital design is crucial
 - Cost, reliability, speed, power and energy dissipation

9/11/2006

VLSI Design I; A. Milenkovic

60