# CPE/EE 427, CPE 527 VLSI Design I Logical Effort

Department of Electrical and Computer Engineering University of Alabama in Huntsville

Aleksandar Milenkovic ( www.ece.uah.edu/~milenka )

#### **Outline**


- Introduction
- Delay in a Logic Gate
- Multistage Logic Networks
- Choosing the Best Number of Stages
- Example
- Summary

9/27/2006

VLSI Design I; A. Milenkovic

#### Introduction

- Chip designers face a bewildering array of choices
  - What is the best circuit topology for a function?
  - How many stages of logic give least delay?
  - How wide should the transistors be?



- Uses a simple model of delay
- Allows back-of-the-envelope calculations
- Helps make rapid comparisons between alternatives
- Emphasizes remarkable symmetries

9/27/2006

VLSI Design I; A. Milenkovic

3

### **Example**

- Ben Bitdiddle is the memory designer for the Motoroil 68W86, an embedded automotive processor. Help Ben design the decoder for a register file
- Decoder specifications:
  - 16 word register file
  - Each word is 32 bits wide
  - Each bit presents load of 3 unit-sized transistors
  - True and complementary address inputs A[3:0]
  - Each input may drive 10 unit-sized transistors
- Ben needs to decide:
  - How many stages to use?
  - How large should each gate be?
  - How fast can decoder operate?

9/27/2006

VLSI Design I; A. Milenkovic

# **Delay in a Logic Gate**

Express delays in process-independent unit

$$d = \frac{d_{abs}}{\tau}$$

≈ 12 ps in 180 nm process 40 ps in 0.6  $\mu m$  process

9/27/2006

VLSI Design I; A. Milenkovic

# **Delay in a Logic Gate**

• Express delays in process-independent unit

$$d = \frac{d_{abs}}{d}$$

 $\frac{d}{d} = \frac{d_{abs}}{\tau}$ • Delay has two components

$$d = f + p$$

9/27/2006

VLSI Design I; A. Milenkovic

### **Delay in a Logic Gate**

· Express delays in process-independent unit

$$d = \frac{d_{abs}}{}$$

• Delay has two components

$$d = f + p$$

- Effort delay f = gh (a.k.a. stage effort)
  - Again has two components

9/27/2006

VLSI Design I; A. Milenkovic

7

### **Delay in a Logic Gate**

• Express delays in process-independent unit

$$d = \frac{d_{abs}}{}$$

Delay has two components

$$d = f + p$$

- Effort delay f = gh (a.k.a. stage effort)
  - Again has two components
- g: logical effort
  - Measures relative ability of gate to deliver current
  - -g ≡ 1 for inverter

9/27/2006

VLSI Design I; A. Milenkovic

### **Delay in a Logic Gate**

· Express delays in process-independent unit

$$d = \frac{d_{abs}}{}$$

• Delay has two components

$$d = f + p$$

- Effort delay f = gh (a.k.a. stage effort)
  - Again has two components
- h: electrical effort = C<sub>out</sub> / C<sub>in</sub>
  - Ratio of output to input capacitance
  - Sometimes called fanout

9/27/2006

VLSI Design I; A. Milenkovic

9

### **Delay in a Logic Gate**

• Express delays in process-independent unit

$$d = \frac{d_{abs}}{}$$


• Delay has two components


$$d = f + \mathbf{p}$$

- Parasitic delay p
  - Represents delay of gate driving no load
  - Set by internal parasitic capacitance

9/27/2006


VLSI Design I; A. Milenkovic





### **Computing Logical Effort**

- DEF: Logical effort is the ratio of the input capacitance of a gate to the input capacitance of an inverter delivering the same output current.
- Measure from delay vs. fanout plots
- Or estimate by counting transistor widths



9/27/2006

VLSI Design I; A. Milenkovic

13

### **Catalog of Gates**

• Logical effort of common gates

Gate type	Number of inputs				
	1	2	3	4	n
Inverter	1				
NAND		4/3	5/3	6/3	(n+2)/3
NOR		5/3	7/3	9/3	(2n+1)/3
Tristate / mux	2	2	2	2	2
XOR, XNOR		4, 4	6, 12, 6	8, 16, 16, 8	

9/27/2006

VLSI Design I; A. Milenkovic

### **Catalog of Gates**

- Parasitic delay of common gates
  - In multiples of p<sub>inv</sub> (≈1)

Gate type	Number of inputs				
	1	2	3	4	n
Inverter	1				
NAND		2	3	4	n
NOR		2	3	4	n
Tristate / mux	2	4	6	8	2n
XOR, XNOR		4	6	8	

9/27/2006

VLSI Design I; A. Milenkovic

15

### **Example: Ring Oscillator**

• Estimate the frequency of an N-stage ring oscillator

Logical Effort: g =

Electrical Effort: h =Parasitic Delay: p =

Stage Delay: d =


Frequency:  $f_{osc} =$ 

9/27/2006

VLSI Design I; A. Milenkovic

### **Example: Ring Oscillator**

• Estimate the frequency of an N-stage ring oscillator



Logical Effort: g = 1

**Electrical Effort:** 

h = 1

Parasitic Delay: p = 1

Stage Delay: d = 2

Frequency:  $f_{osc} = 1/(2*N*d) = 1/4N$ 

9/27/2006

VLSI Design I; A. Milenkovic


31 stage ring oscillator in

frequency of ~ 200 MHz

 $0.6~\mu m$  process has

### **Example: FO4 Inverter**

• Estimate the delay of a fanout-of-4 (FO4) inverter



Logical Effort: g =

**Electrical Effort:** h =

Parasitic Delay: p =


Stage Delay: d =

9/27/2006

VLSI Design I; A. Milenkovic

### **Example: FO4 Inverter**

• Estimate the delay of a fanout-of-4 (FO4) inverter



Logical Effort: g = 1

Electrical Effort: h = 4

Parasitic Delay: p = 1

Stage Delay: d = 5

The FO4 delay is about

200 ps in 0.6  $\mu m$  process

60 ps in a 180 nm process

f/3 ns in an  $f \mu m$  process

9/27/2006

VLSI Design I; A. Milenkovic

19

# **Multistage Logic Networks**

- Logical effort generalizes to multistage networks
- Path Logical Effort


$$G = \prod g_i$$

• Path Electrical Effort

$$H = \frac{C_{\text{out-path}}}{C_{\text{in-path}}}$$

Path Effort

$$F = \prod_{i} f_{i} = \prod_{i} g_{i} h_{i}$$



9/27/2006

VLSI Design I; A. Milenkovic

### **Multistage Logic Networks**

- Logical effort generalizes to multistage networks
- Path Logical Effort

$$G = \prod g_i$$

• Path Electrical Effort

$$H = \frac{C_{out-path}}{C_{in-path}}$$
$$F = \prod_{i} f_{i} = \prod_{i} g_{i}h_{i}$$

Path Effort

$$F = \prod f_i = \prod g_i h_i$$

• Can we write F = GH?

9/27/2006


VLSI Design I; A. Milenkovic

#### **Paths that Branch**

No! Consider paths that branch:

$$h_2 =$$

$$F = GH$$
?



9/27/2006

VLSI Design I; A. Milenkovic

#### **Paths that Branch**

• No! Consider paths that branch:

G = 1  
H = 90 / 5 = 18  
GH = 18  

$$h_1 = (15 + 15) / 5 = 6$$
  
 $h_2 = 90 / 15 = 6$   
F =  $g_1g_2h_1h_2 = 36 = 2GH$ 

9/27/2006

VLSI Design I; A. Milenkovic

23

### **Branching Effort**

- Introduce branching effort
  - Accounts for branching between stages in path

$$b = \frac{C_{\text{on path}} + C_{\text{off path}}}{C_{\text{on path}}}$$
$$B = \prod b_i$$

Now we compute the path effort

Note:

$$\prod h_i = BH$$

9/27/2006

VLSI Design I; A. Milenkovic

### **Multistage Delays**

Path Effort Delay

$$D_{\scriptscriptstyle F} = \sum f_{\scriptscriptstyle i}$$

Path Parasitic Delay

$$P = \sum p_i$$

Path Delay

$$D = \sum d_i = D_F + P$$

9/27/2006

VLSI Design I; A. Milenkovic

25

# **Designing Fast Circuits**

$$D = \sum d_i = D_F + P$$

• Delay is smallest when each stage bears same effort

$$\hat{f} = g_i h_i = F^{\frac{1}{N}}$$

• Thus minimum delay of N stage path is

$$D = NF^{\frac{1}{N}} + P$$

- This is a key result of logical effort
  - Find fastest possible delay
  - Doesn't require calculating gate sizes

9/27/2006

VLSI Design I; A. Milenkovic

#### **Gate Sizes**

• How wide should the gates be for least delay?

$$\hat{f} = gh = g \frac{C_{out}}{C_{in}}$$

$$\Rightarrow C_{in_i} = \frac{g_i C_{out_i}}{\hat{f}}$$

- Working backward, apply capacitance transformation to find input capacitance of each gate given load it drives.
- Check work by verifying input cap spec is met.


9/27/2006

VLSI Design I; A. Milenkovic

27

### **Example: 3-stage path**

 Select gate sizes x and y for least delay from A to B



9/27/2006

VLSI Design I; A. Milenkovic

### **Example: 3-stage path**



Logical Effort

G =

Electrical Effort H =

Branching Effort B =

Path Effort F =

Best Stage Effort f

Parasitic Delay P =

Delay D =

9/27/2006

VLSI Design I; A. Milenkovic

# **Example: 3-stage path**



Logical Effort

 $G = (4/3)^*(5/3)^*(5/3) =$ 

100/27

Electrical Effort H = 45/8

Branching Effort B = 3 \* 2 = 6

Path Effort F = GBH = 125

Best Stage Effort

Parasitic Delay P = 2 + 3 + 2 = 7


Delay D = 3\*5 + 7 = 22 = 4.4 FO4

9/27/2006

VLSI Design I; A. Milenkovic

# **Example: 3-stage path**

- Work backward for sizes
  - y =
  - **X** =



9/27/2006

VLSI Design I; A. Milenkovic


31

# **Example: 3-stage path**

Work backward for sizes

$$y = 45 * (5/3) / 5 = 15$$

$$x = (15*2)*(5/3) / 5 = 10$$




9/27/2006

VLSI Design I; A. Milenkovic

### **Best Number of Stages**

- How many stages should a path use?
  - Minimizing number of stages is not always fastest
- Example: drive 64-bit datapath with unit inverter

D =



9/27/2006


VLSI Design I; A. Milenkovic

33

### **Best Number of Stages**

- How many stages should a path use?
  - Minimizing number of stages is not always fastest
- Example: drive 64-bit datapath with unit inverter

$$D = NF^{1/N} + P$$
$$= N(64)^{1/N} + N$$



9/27/2006

VLSI Design I; A. Milenkovic

#### **Derivation**

- Consider adding inverters to end of path
  - How many give least delay?

$$D = NF^{\frac{1}{N}} + \sum_{i=1}^{n_1} p_i + \left(N - n_1\right) p_{inv}$$
 Logic Block: n, Stages Path Effort F Path Effort F

• Define best stage effort  $\rho = F^{\frac{1}{\Lambda}}$ 

$$p_{inv} + \rho (1 - \ln \rho) = 0$$

9/27/2006

VLSI Design I; A. Milenkovic

35

### **Best Stage Effort**


- has no closed-form solution  $p_{inv} + \rho (1 \ln \rho) = 0$
- Neglecting parasitics ( $p_{inv} = 0$ ), we find  $\rho = 2.718$  (e)
- For  $p_{inv} = 1$ , solve numerically for  $\rho = 3.59$

9/27/2006

VLSI Design I; A. Milenkovic

### **Sensitivity Analysis**

 How sensitive is delay to using exactly the best number of stages?



- 2.4 <  $\rho$  < 6 gives delay within 15% of optimal
  - We can be sloppy!
  - I like  $\rho = 4$

9/27/2006

VLSI Design I; A. Milenkovic

37

### **Example, Revisited**

- Ben Bitdiddle is the memory designer for the Motoroil 68W86, an embedded automotive processor. Help Ben design the decoder for a register file
- Decoder specifications:
  - 16 word register file
  - Each word is 32 bits wide
  - Each bit presents load of 3 unit-sized transistors
  - True and complementary address inputs A[3:0]
  - Each input may drive 10 unit-sized transistors
- Ben needs to decide:
  - How many stages to use?
  - How large should each gate be?
  - How fast can decoder operate?

9/27/2006

VLSI Design I; A. Milenkovic

### **Number of Stages**

Decoder effort is mainly electrical and branching

Electrical Effort: H = Branching Effort: B =

If we neglect logical effort (assume G = 1)
 Path Effort: F =

Number of Stages: N =

9/27/2006 VLSI D

VLSI Design I; A. Milenkovic

**Number of Stages** 

• Decoder effort is mainly electrical and branching

Electrical Effort: H = (32\*3) / 10 = 9.6

Branching Effort: B = 8

• If we neglect logical effort (assume G = 1)

Path Effort: F = GBH = 76.8

Number of Stages:  $N = log_4F = 3.1$ 

• Try a 3-stage design

9/27/2006

VLSI Design I; A. Milenkovic

# **Gate Sizes & Delay**


Logical Effort: G =

Path Effort: F =

Stage Effort:  $\hat{f} =$ 

Path Delay: D = 0

Gate sizes: z = y =



9/27/2006

VLSI Design I; A. Milenkovic

### **Gate Sizes & Delay**


Logical Effort: G = 1 \* 6/3 \* 1 = 2

Path Effort: F = GBH = 154

Stage Effort:  $\hat{f} = F_{\hat{a}}^{1/3} = 5.36$ 

Path Delay:  $D = 3\hat{f} + 1 + 4 + 1 = 22.1$ 

Gate sizes: z = 96\*1/5.36 = 18 y = 18\*2/5.36 = 6.7



9/27/2006

VLSI Design I; A. Milenkovic

# Comparison

• Compare many alternatives with a spreadsheet

Design	N	G	Р	D
NAND4-INV	2	2	5	29.8
NAND2-NOR2	2	20/9	4	30.1
INV-NAND4-INV	3	2	6	22.1
NAND4-INV-INV	4	2	7	21.1
NAND2-NOR2-INV-INV	4	20/9	6	20.5
NAND2-INV-NAND2-INV	4	16/9	6	19.7
INV-NAND2-INV-NAND2-INV	5	16/9	7	20.4
NAND2-INV-NAND2-INV-INV	6	16/9	8	21.6

9/27/2006

VLSI Design I; A. Milenkovic

43

# **Review of Definitions**

Term	Stage	Path
number of stages	1	N
logical effort	g	$G = \prod g_i$
electrical effort	$h = \frac{C_{\text{out}}}{C_{\text{in}}}$	$H = \frac{C_{ ext{out-path}}}{C_{ ext{in-path}}}$
branching effort	$b = \frac{C_{\text{on-path}} + C_{\text{off-path}}}{C_{\text{on-path}}}$	$B = \prod b_i$
effort	f = gh	F = GBH
effort delay	f	$D_{\scriptscriptstyle F} = \sum f_i$
parasitic delay	p	$P = \sum p_i$
delay	d = f + p	$D = \sum d_i = D_F + P$

9/27/2006

VLSI Design I; A. Milenkovic

### **Method of Logical Effort**

1) Compute path effort

2) Estimate best number of stages

3) Sketch path with N stages

4) Estimate least delay

5) Determine best stage effort

6) Find gate sizes

F = GBH

 $N = \log_4 F$ 

 $D = NF^{\frac{1}{N}} + P$ 

 $\hat{f} = F^{\frac{1}{N}}$ 

 $C_{in_i} = \frac{g_i C_{out_i}}{\hat{f}}$ 

9/27/2006

VLSI Design I; A. Milenkovic

45

### **Limits of Logical Effort**

- Chicken and egg problem
  - Need path to compute G
  - But don't know number of stages without G
- Simplistic delay model
  - Neglects input rise time effects
- Interconnect
  - Iteration required in designs with wire
- Maximum speed only
  - Not minimum area/power for constrained delay

9/27/2006

VLSI Design I; A. Milenkovic

### **Summary**

- Logical effort is useful for thinking of delay in circuits
  - Numeric logical effort characterizes gates
  - NANDs are faster than NORs in CMOS
  - Paths are fastest when effort delays are ~4
  - Path delay is weakly sensitive to stages, sizes
  - But using fewer stages doesn't mean faster paths
  - Delay of path is about log<sub>4</sub>F FO4 inverter delays
  - Inverters and NAND2 best for driving large caps
- Provides language for discussing fast circuits
  - But requires practice to master

9/27/2006

VLSI Design I; A. Milenkovic