

CPE/EE 427, CPE 527 VLSI Design I Sequential Circuits

Department of Electrical and Computer Engineering
University of Alabama in Huntsville

Aleksandar Milenkovic (www.ece.uah.edu/~milenka)

Sequencing

- *Combinational logic*
 - output depends on current inputs
- *Sequential logic*
 - output depends on current and previous inputs
 - Requires separating previous, current, future
 - Called *state* or *tokens*
 - Ex: FSM, pipeline



Sequencing Cont.

- If tokens moved through pipeline at constant speed, no sequencing elements would be necessary
- Ex: fiber-optic cable
 - Light pulses (tokens) are sent down cable
 - Next pulse sent before first reaches end of cable
 - No need for hardware to separate pulses
 - But *dispersion* sets min time between pulses
- This is called *wave pipelining* in circuits
- In most circuits, dispersion is high
 - Delay fast tokens so they don't catch slow ones.

11/1/2006

VLSI Design I; A. Milenkovic

3

Sequencing Overhead


- Use flip-flops to delay fast tokens so they move through exactly one stage each cycle.
- Inevitably adds some delay to the slow tokens
- Makes circuit slower than just the logic delay
 - Called sequencing overhead
- Some people call this clocking overhead
 - But it applies to asynchronous circuits too
 - Inevitable side effect of maintaining sequence

11/1/2006

VLSI Design I; A. Milenkovic

4

Sequential Logic




11/1/2006

VLSI Design I; A. Milenkovic

5

Timing Metrics




11/1/2006

VLSI Design I; A. Milenkovic

6

System Timing Constraints



$$t_{cdreg} + t_{cdlogic} \geq t_{hold}$$

$$T \geq t_{c-q} + t_{plogic} + t_{su}$$


11/1/2006

VLSI Design I; A. Milenkovic

7

Sequencing Elements

- **Latch:** Level sensitive
 - a.k.a. transparent latch, D latch
- **Flip-flop:** edge triggered
 - A.k.a. master-slave flip-flop, D flip-flop, D register
- **Timing Diagrams**
 - Transparent
 - Opaque
 - Edge-trigger




11/1/2006

VLSI Design I; A. Milenkovic

8

Sequencing Elements

- **Latch:** Level sensitive
 - a.k.a. transparent latch, D latch
- **Flip-flop:** edge triggered
 - A.k.a. master-slave flip-flop, D flip-flop, D register
- **Timing Diagrams**
 - Transparent
 - Opaque
 - Edge-trigger




11/1/2006

VLSI Design I; A. Milenkovic

9

Latch Design

- Pass Transistor Latch
- Pros
 - +
 - +
- Cons
 -
 -
 -
 -
 -
 -




11/1/2006

VLSI Design I; A. Milenkovic

10

Latch Design

- Pass Transistor Latch
- Pros
 - + Tiny
 - + Low clock load
- Cons
 - V_t drop
 - nonrestoring
 - backdriving
 - output noise sensitivity
 - dynamic
 - diffusion input



Used in 1970's

11/1/2006


VLSI Design I; A. Milenkovic

11

Latch Design

- Transmission gate

+
-




11/1/2006

VLSI Design I; A. Milenkovic

12

Latch Design

- Transmission gate
 - + No V_t drop
 - Requires inverted clock





11/1/2006

VLSI Design I; A. Milenkovic

13

Latch Design

- Inverting buffer
 - +
 - + Fixes either
 -
 -
 -




11/1/2006

VLSI Design I; A. Milenkovic

14

Latch Design

- Inverting buffer
 - + Restoring
 - + No backdriving
 - + Fixes either
 - Output noise sensitivity
 - Or diffusion input
 - Inverted output




11/1/2006

VLSI Design I; A. Milenkovic

15

Latch Design

- Tristate feedback
 - +
 -




11/1/2006

VLSI Design I; A. Milenkovic

16

Latch Design

- Tristate feedback
 - + Static
 - Backdriving risk



- Static latches are now essential


11/1/2006

VLSI Design I; A. Milenkovic

17

Latch Design

- Buffered input
 - +
 - +




11/1/2006

VLSI Design I; A. Milenkovic

18

Latch Design

- Buffered input
 - + Fixes diffusion input
 - + Noninverting




11/1/2006

VLSI Design I; A. Milenkovic

19

Latch Design

- Buffered output
 - +




11/1/2006

VLSI Design I; A. Milenkovic

20

Latch Design

- Buffered output
 - + No backdriving
- Widely used in standard cells
 - + Very robust (most important)
 - Rather large
 - Rather slow (1.5 – 2 FO4 delays)
 - High clock loading




11/1/2006

VLSI Design I; A. Milenkovic

21

Latch Design

- Datapath latch
 - +
-




11/1/2006

VLSI Design I; A. Milenkovic

22

Latch Design

- Datapath latch
 - + Smaller, faster
 - unbuffered input




11/1/2006

VLSI Design I; A. Milenkovic

23

Flip-Flop Design

- Flip-flop is built as pair of back-to-back latches




11/1/2006

VLSI Design I; A. Milenkovic

24

Enable

- Enable: ignore clock when en = 0
 - Mux: increase latch D-Q delay
 - Clock Gating: increase en setup time, skew




11/1/2006

VLSI Design I; A. Milenkovic

25

Reset

- Force output low when reset asserted
- Synchronous vs. asynchronous




11/1/2006

VLSI Design I; A. Milenkovic

26

Set / Reset

- Set forces output high when enabled
- Flip-flop with asynchronous set and reset




11/1/2006

VLSI Design I; A. Milenkovic

27

Sequencing Methods

- Flip-flops
- 2-Phase Latches
- Pulsed Latches



11/1/2006


VLSI Design I; A. Milenkovic

28

Timing Diagrams

Contamination and Propagation Delays

t_{pd}	Logic Prop. Delay
t_{cd}	Logic Cont. Delay
t_{pcq}	Latch/Flop Clk-Q Prop Delay
t_{ccq}	Latch/Flop Clk-Q Cont. Delay
t_{pdq}	Latch D-Q Prop Delay
t_{pcq}	Latch D-Q Cont. Delay
t_{setup}	Latch/Flop Setup Time
t_{hold}	Latch/Flop Hold Time




11/1/2006

VLSI Design I; A. Milenkovic

29

Max-Delay: Flip-Flops




11/1/2006

VLSI Design I; A. Milenkovic

30

Max-Delay: Flip-Flops




11/1/2006

VLSI Design I; A. Milenkovic

31

Max Delay: 2-Phase Latches




11/1/2006

VLSI Design I; A. Milenkovic

32

Max Delay: 2-Phase Latches

$$t_{pd} = t_{pd1} + t_{pd2} \leq T_c - \underbrace{(2t_{pdq})}_{\text{sequencing overhead}}$$




11/1/2006

VLSI Design I; A. Milenkovic

33

Max Delay: Pulsed Latches

$$t_{pd} \leq T_c - \underbrace{\max(\dots)}_{\text{sequencing overhead}}$$




11/1/2006

VLSI Design I; A. Milenkovic

34

Max Delay: Pulsed Latches

$$t_{pd} \leq T_c - \underbrace{\max(t_{pdq}, t_{pcq} + t_{setup} - t_{pw})}_{\text{sequencing overhead}}$$




11/1/2006

VLSI Design I; A. Milenkovic

35

Min-Delay: Flip-Flops

$$t_{cd} \geq$$




11/1/2006

VLSI Design I; A. Milenkovic

36

Min-Delay: Flip-Flops

$$t_{cd} \geq t_{hold} - t_{ccq}$$



11/1/2006

VLSI Design I; A. Milenkovic

37


Min-Delay: 2-Phase Latches

$$t_{cd1}, t_{cd2} \geq$$

Hold time reduced by nonoverlap

Paradox: hold applies twice each cycle, vs. only once for flops.

But a flop is made of two latches!



11/1/2006

VLSI Design I; A. Milenkovic

38


Min-Delay: 2-Phase Latches

$$t_{cd1}, t_{cd2} \geq t_{\text{hold}} - t_{ccq} - t_{\text{nonoverlap}}$$

Hold time reduced by nonoverlap

Paradox: hold applies twice each cycle, vs. only once for flops.

But a flop is made of two latches!



11/1/2006


VLSI Design I; A. Milenkovic

39

Min-Delay: Pulsed Latches

$$t_{cd} \geq$$

Hold time increased by pulse width



11/1/2006


VLSI Design I; A. Milenkovic

40

Min-Delay: Pulsed Latches

$$t_{cd} \geq t_{hold} - t_{ccq} + t_{pw}$$

Hold time increased
by pulse width



11/1/2006

VLSI Design I; A. Milenkovic

41

Time Borrowing


- In a flop-based system:
 - Data launches on one rising edge
 - Must setup before next rising edge
 - If it arrives late, system fails
 - If it arrives early, time is wasted
 - Flops have hard edges
- In a latch-based system
 - Data can pass through latch while transparent
 - Long cycle of logic can borrow time into next
 - As long as each loop completes in one cycle

11/1/2006

VLSI Design I; A. Milenkovic

42

Time Borrowing Example




How Much Borrowing?

2-Phase Latches

$$t_{\text{borrow}} \leq \frac{T_c}{2} - (t_{\text{setup}} + t_{\text{nonoverlap}})$$

Pulsed Latches

$$t_{\text{borrow}} \leq t_{pw} - t_{\text{setup}}$$



Clock Skew

- We have assumed zero clock skew
- Clocks really have uncertainty in arrival time
 - Decreases maximum propagation delay
 - Increases minimum contamination delay
 - Decreases time borrowing

11/1/2006


VLSI Design I; A. Milenkovic

45

Skew: Flip-Flops

$$t_{pd} \leq T_c - \underbrace{(t_{pcq} + t_{setup} + t_{skew})}_{\text{sequencing overhead}}$$

$$t_{cd} \geq t_{hold} - t_{ccq} + t_{skew}$$



11/1/2006

VLSI Design I; A. Milenkovic

46

Skew: Latches

2-Phase Latches

$$t_{pd} \leq T_c - \underbrace{(2t_{pdq})}_{\text{sequencing overhead}}$$

$$t_{cd1}, t_{cd2} \geq t_{\text{hold}} - t_{ccq} - t_{\text{nonoverlap}} + t_{\text{skew}}$$


$$t_{\text{borrow}} \leq \frac{T_c}{2} - (t_{\text{setup}} + t_{\text{nonoverlap}} + t_{\text{skew}})$$

Pulsed Latches

$$t_{pd} \leq T_c - \underbrace{\max(t_{pdq}, t_{pcq} + t_{\text{setup}} - t_{pw} + t_{\text{skew}})}_{\text{sequencing overhead}}$$

$$t_{cd} \geq t_{\text{hold}} + t_{pw} - t_{ccq} + t_{\text{skew}}$$

$$t_{\text{borrow}} \leq t_{pw} - (t_{\text{setup}} + t_{\text{skew}})$$




Two-Phase Clocking

- If setup times are violated, reduce clock speed
- If hold times are violated, chip fails at any speed
- In this class, working chips are most important
 - No tools to analyze clock skew
- An easy way to guarantee hold times is to use 2-phase latches with big nonoverlap times
- Call these clocks ϕ_1, ϕ_2 (ph1, ph2)

Safe Flip-Flop

- In class, use flip-flop with nonoverlapping clocks
 - Very slow – nonoverlap adds to setup time
 - But no hold times
- In industry, use a better timing analyzer
 - Add buffers to slow signals if hold time is at risk



11/1/2006

VLSI Design I; A. Milenkovic

49

Summary

- Flip-Flops:
 - Very easy to use, supported by all tools
- 2-Phase Transparent Latches:
 - Lots of skew tolerance and time borrowing
- Pulsed Latches:
 - Fast, some skew tol & borrow, hold time risk

	Sequencing overhead ($T_c - t_{pd}$)	Minimum logic delay t_{cd}	Time borrowing t_{borrow}
Flip-Flops	$t_{pdq} + t_{setup} + t_{skew}$	$t_{hold} - t_{cq} + t_{skew}$	0
Two-Phase Transparent Latches	$2t_{pdq}$	$t_{hold} - t_{cq} - t_{nonoverlap} + t_{skew}$ in each half-cycle	$\frac{T_c}{2} - (t_{setup} + t_{nonoverlap} + t_{skew})$
Pulsed Latches	$\max(t_{pdq}, t_{pdq} + t_{setup} - t_{pwr} + t_{skew})$	$t_{hold} - t_{cq} + t_{pwr} + t_{skew}$	$t_{pwr} - (t_{setup} + t_{skew})$

11/1/2006

VLSI Design I; A. Milenkovic

50