


Choice of Metals


- Until 180 nm generation, most wires were aluminum
- Modern processes often use copper
 - Cu atoms diffuse into silicon and damage FETs
 - Must be surrounded by a diffusion barrier


Me	etal	Bulk resistivity (μΩ*cm)		
Silv	ver (Ag)	1.6		
Co	pper (Cu)	1.7		
Go	ld (Au)	2.2		
Alu	ıminum (Al)	2.8		
Tu	ngsten (W)	5.3		
Мо	lybdenum (Mo)	5.3		
.006		VLSI Design I; A. Milenkovic		


oical sheet resista	ances in 180 nm proc	ess
Layer	Sheet Resistance (Ω/□)]
Diffusion (silicided)	3-10	1
Diffusion (no silicide)	50-200	1
Polysilicon (silicided)	3-10	
Polysilicon (no silicide)	50-400	1
Metal1	0.08	
Metal2	0.05	1
Metal3	0.05	1
Metal4	0.03]
Metal5	0.02	1
Metal6	0.02	1


9

































	Crosstalk Delay					
 Assume layers above and below on average are quiet Second terminal of capacitor can be ignored Model as Cgnd = Ctop + Cbot Effective Cadj depends on behavior of neighbors Miller effect 						
	В	ΔV	C _{eff(A)}	MCF		
	Constant					
	Switching with A					
	Switching opposite A					
10/4/2006	VLSI De	esign I; A	. Milenkovic			22

Crosstalk Delay							
 Assume layers above and below on average are quiet Second terminal of capacitor can be ignored Model as Cgnd = Ctop + Cbot Effective Cadj depends on behavior of neighbors Miller effect 							
	В	ΔV	C _{eff(A)}	MCF]		
	Constant	V _{DD}	$C_{gnd} + C_{adj}$	1			
	Switching with A	0	C _{gnd}	0			
	Switching opposite A	$2V_{DD}$	C _{gnd} + 2 C _{adj}	2			
10/4/2006	VLSI De	sign I; A.	Milenkovic		2	23	









Wire Engineering					
 Goal: achieve delay, area, power goals with acceptable noise Degrees of freedom: 					
10/4/2006 VLSI Design I; A. Milenkovic	28				

