

CPE/EE 427, CPE 527

VLSI Design I

L06: Complementary CMOS Logic Gates

Department of Electrical and Computer Engineering
University of Alabama in Huntsville

Aleksandar Milenkovic (www.ece.uah.edu/~milenka)
www.ece.uah.edu/~milenka/cpe527-05F

Course Administration


- Instructor: Aleksandar Milenkovic
milenka@ece.uah.edu
www.ece.uah.edu/~milenka
EB 217-L
Mon. 5:30 PM – 6:30 PM,
Wen. 12:30 – 13:30 PM
- URL: <http://www.ece.uah.edu/~milenka/cpe527-05F>
- TA: Joel Wilder
- Labs: Lab#2 posted (due 9/23/05)
- Text: CMOS VLSI Design, 3rd ed., Weste, Harris
Introduction, Design Metrics, IC Fabrication
(Read Chapter 1); IC Fabrication (Chapter 3)
- Review: MOS Non-ideal IV, CMOS Inverter (Chapter 2)

9/14/2005

VLSI Design I: A. Milenkovic

2

CMOS Inverter VTC




9/14/2005

VLSI Design I: A. Milenkovic

3

Beta Ratio

- If $\beta_p / \beta_n \neq 1$, switching point will move from $V_{DD}/2$
- Called *skewed gate*
- Other gates: collapse into equivalent inverter




9/14/2005

VLSI Design I: A. Milenkovic

4

Noise Margins

- How much noise can a gate input see before it does not recognize the input?




9/14/2005

VLSI Design I: A. Milenkovic

5

Logic Levels

- To maximize noise margins, select logic levels at




9/14/2005

VLSI Design I: A. Milenkovic

6

Logic Levels

- To maximize noise margins, select logic levels at
 - unity gain point of DC transfer characteristic




9/14/2005

VLSI Design I: A. Milenkovic

7

CMOS Inverter: Switch Model of Dynamic Behavior




9/14/2005

VLSI Design I: A. Milenkovic

8

CMOS Inverter: Switch Model of Dynamic Behavior



Gate response time is determined by the time to charge C_L through R_p (discharge C_L through R_n)

9/14/2005

VLSI Design I: A. Milenkovic

9

Relative Transistor Sizing

- When designing static CMOS circuits, balance the driving strengths of the transistors by making the PMOS section wider than the NMOS section to
 - maximize the noise margins and
 - obtain symmetrical characteristics

9/14/2005

VLSI Design I: A. Milenkovic

10

Switching Threshold

- V_M where $V_{in} = V_{out}$ (both PMOS and NMOS in saturation since $V_{DS} = V_{GS}$)

$$V_M \approx rV_{DD}/(1+r)$$
 where $r = k_p V_{DSATp}/k_n V_{DSATn}$
- Switching threshold set by the ratio r , which compares the **relative driving strengths** of the PMOS and NMOS transistors
- Want $V_M = V_{DD}/2$ (to have comparable high and low noise margins), so want $r \approx 1$

$$\frac{(W/L)_p}{(W/L)_n} = \frac{k_n' V_{DSATn}(V_M - V_{Tn} - V_{DSATn}/2)}{k_p' V_{DSATp}(V_{DD} - V_M + V_{Tp} + V_{DSATp}/2)}$$

9/14/2005

VLSI Design I: A. Milenkovic

11

Switch Threshold Example

- In our generic 0.25 micron CMOS process, using the process parameters from slide L03.25, a $V_{DD} = 2.5V$, and a minimum size NMOS device ($(W/L)_n$ of 1.5)

	$V_{T0}(V)$	$\gamma(V^{0.5})$	$V_{DSAT}(V)$	$k'(A/V^2)$	$\lambda(V^{-1})$
NMOS	0.43	0.4	0.63	115×10^{-6}	0.06
PMOS	-0.4	-0.4	-1	-30×10^{-6}	-0.1

$$\frac{(W/L)_p}{(W/L)_n} =$$

9/14/2005

VLSI Design I: A. Milenkovic

12

Switch Threshold Example

- In our generic 0.25 micron CMOS process, using the process parameters, a $V_{DD} = 2.5V$, and a minimum size NMOS device ($(W/L)_n$ of 1.5)

	$V_{T0}(V)$	$\gamma(V^{0.5})$	$V_{DSAT}(V)$	$k'(A/V^2)$	$\lambda(V^{-1})$
NMOS	0.43	0.4	0.63	115×10^{-6}	0.06
PMOS	-0.4	-0.4	-1	-30×10^{-6}	-0.1

$$\frac{(W/L)_p}{(W/L)_n} = \frac{115 \times 10^{-6}}{-30 \times 10^{-6}} \times \frac{0.63}{-1.0} \times \frac{(1.25 - 0.43 - 0.63/2)}{(1.25 - 0.4 - 1.0/2)} = 3.5$$

$$(W/L)_p = 3.5 \times 1.5 = 5.25 \text{ for a } V_M \text{ of } 1.25V$$

9/14/2005

VLSI Design I; A. Milenkovic

13

Simulated Inverter V_M

- V_M is relatively insensitive to variations in device ratio
- setting the ratio to 3, 2.5 and 2 gives V_M 's of 1.22V, 1.18V, and 1.13V

- Increasing the width of the PMOS moves V_M towards V_{DD}


- Increasing the width of the NMOS moves V_M toward GND

9/14/2005

VLSI Design I; A. Milenkovic

14

Noise Margins Determining V_{IH} and V_{IL}




9/14/2005

VLSI Design I; A. Milenkovic

15

CMOS Inverter VTC from Simulation




9/14/2005

VLSI Design I; A. Milenkovic

16

Gain Determines




9/14/2005

VLSI Design I; A. Milenkovic

17

Impact of Process Variation on VTC Curve




9/14/2005

VLSI Design I; A. Milenkovic

18

Scaling the Supply Voltage



Static CMOS Logic

CMOS Circuit Styles


- Static complementary CMOS** - except during switching, output connected to either VDD or GND via a low-resistance path
 - high noise margins
 - full rail to rail swing
 - VOH and VOL are at VDD and GND, respectively
 - low output impedance, high input impedance
 - no steady state path between VDD and GND (no static power consumption)
 - delay a function of load capacitance and transistor resistance
 - comparable rise and fall times (under the appropriate transistor sizing conditions)
- Dynamic CMOS** - relies on temporary storage of signal values on the capacitance of high-impedance circuit nodes
 - simpler, faster gates
 - increased sensitivity to noise

9/14/2005 VLSI Design I; A. Milenkovic

21

Static Complementary CMOS

Pull-up network (PUN) and pull-down network (PDN)




PUN and PDN are dual logic networks


9/14/2005 VLSI Design I; A. Milenkovic

22

Threshold Drops




Threshold Drops




Construction of PDN

- NMOS devices in **series** implement a NAND function



- NMOS devices in **parallel** implement a NOR function



9/14/2005

VLSI Design I; A. Milenkovic

25

Dual PUN and PDN

- PUN and PDN are dual networks

– DeMorgan's theorems

$$\overline{A + B} = \overline{A} \cdot \overline{B} \quad [!(A + B) = !A \cdot !B \text{ or } !(A \mid B) = !A \& !B]$$

$$\overline{A \cdot B} = \overline{A} + \overline{B} \quad [!(A \cdot B) = !A + !B \text{ or } !(A \& B) = !A \mid !B]$$

– a **parallel** connection of transistors in the PUN corresponds to a **series** connection of the PDN

- Complementary gate is naturally **inverting** (NAND, NOR, AOI, OAI)


- Number of transistors for an N-input logic gate is **2N**

9/14/2005

VLSI Design I; A. Milenkovic

26

CMOS NAND




A	B	F
0	0	1
0	1	1
1	0	1
1	1	0

VLSI Design I; A. Milenkovic

27

CMOS NAND




9/14/2005

VLSI Design I; A. Milenkovic

28

CMOS NOR




A	B	F
0	0	1
0	1	0
1	0	0
1	1	0

VLSI Design I; A. Milenkovic

29

CMOS NOR




9/14/2005

VLSI Design I; A. Milenkovic

30

Complex CMOS Gate




9/14/2005

VLSI Design I; A. Milenkovic

31

Complex CMOS Gate




9/14/2005

VLSI Design I; A. Milenkovic

32

XNOR/XOR Implementation



- How many transistors in each?
- Can you create the stick transistor layout for the lower left circuit?


9/14/2005

VLSI Design I; A. Milenkovic

33

Combinational Logic Cells

- CMOS logic cells
 - AND-OR-INVERT (AOI)
 - OR-AND-INVERT(OAI)
- Example: AOI221
 $Z = (A \cdot B + C \cdot D + E)'$
 $Z = AOI221(A, B, C, D, E)$
 Exercise: Construct this logic cell?
- Example: OAI321
 $Z = [(A+B+C) \cdot (D+E) \cdot F]'$
 $Z = OAI321(A, B, C, D, E, F)$
 Exercise: Construct this logic cell?




9/14/2005

VLSI Design I; A. Milenkovic

34

AOI221




9/14/2005

VLSI Design I; A. Milenkovic

35

Standard Cell Layout Methodology









What logic function is this?

9/14/2005

VLSI Design I; A. Milenkovic

36



Combinational Logic Cells (cont'd)

- The AOI family of cells with 3 index numbers or less
 $X = \{\text{AOI}, \text{OAI}, \text{AO}, \text{OA}\}; a, b, c = \{2, 3\}$


Cell Type	Cells	Number of Unique Cells
Xa1	X21, X31	2
Xa11	X211, X311	2
Xab	X22, X33, X32	3
Xab1	X221, X321, X331	3
Xabc	X222, X333, X332, X322	4
Total		14

9/14/2005

VLSI Design I; A. Milenkovic

43

VTC is Data-Dependent



- The threshold voltage of M_2 is higher than M_1 due to the body effect (γ)

$$V_{Tn1} = V_{Tn0}$$

$$V_{Tn2} = V_{Tn0} + \gamma(\sqrt{|2\phi_F| + V_{int}} - \sqrt{|2\phi_F|})$$


since V_{SB} of M_2 is not zero (when $V_B = 0$) due to the presence of C_{int}

9/14/2005

VLSI Design I; A. Milenkovic

44

Static CMOS Full Adder Circuit




9/14/2005

VLSI Design I; A. Milenkovic

45

Static CMOS Full Adder Circuit

$$\overline{C}_{out} = \overline{C}_{in} \& (\overline{A} \mid B) \mid (\overline{A} \& \overline{B}) \quad \overline{Sum} = C_{out} \& (A \mid B \mid \overline{C}_{in}) \mid (\overline{A} \& \overline{B} \& \overline{C}_{in})$$



9/14/2005

VLSI Design I; A. Milenkovic

46