

## **Verilog Tutorial**

#### Aleksandar Milenković

The LaCASA Laboratory
Electrical and Computer Engineering Department
The University of Alabama in Huntsville
Email: <a href="mailto:milenka@ece.uah.edu">milenka@ece.uah.edu</a>
Web: <a href="mailto:http://www.ece.uah.edu/~lacasa">http://www.ece.uah.edu/~lacasa</a>



#### **Outline**

- Introduction
- Verilog (with focus on synthesis)
  - Continuous Assignments (assign)
  - Hierarchy
  - Always Blocks








#### Introduction

- Verilog is a Hardware Description Language (HDL)
- Developed by Phil Moorby at Gateway Design Automation in 1984; acquired by Cadence in 1989
- Allow description of a digital system at
  - Behavioral Level describes how the outputs are computed as functions of the inputs
  - Structural Level describes how a module is composed of simpler modules of basic primitives (gates or transistors)
- Design styles: Top-Down vs. Bottom-Up










#### **Hierarchy**

- Structural design style
- Mux4 out of Mux2s
- Try Dec4to16 using Dec2to4s?









#### **Always Blocks**

- Always blocks are reevaluated only when signals in the header (called a sensitivity list) change
- Depending on the form, can imply either sequential or combinational circuits







## **Combinational Logic**

```
module mux2( input d0, d1, s, output y);

reg y;

always @(s or d0 or d1)

begin : MUX

case(s)

1'b0 : y = d0;


1'b1 : y = d1;


endcase
end
endmodule
```


Warning: All the signals on the left side of assignments in always blocks must be declared as reg. However, declaring a signal as reg does not mean the signal is actually a register.




























# **Blocking and Non-blocking Assignments**

- Blocking assignments (use =)
  - A group of blocking assignments inside a begin-end block is evaluated sequentially
- Non-blocking assignments (use <=)</li>
  - A group of non-blocking assignments are evaluated in parallel; <u>all of the statements are evaluated before any of the left sides are updated</u>.







#### **Shift Register**





