

Outline

¾ Introduction

- ¾ Basics of the Verilog Language
- ▶ Operators
- ¾ Hierarchy/Modules
- ¾ Procedures and Assignments
- ▶ Timing Controls and Delay
- ▶ Control Statement
- ¾ Logic-Gate Modeling
- ▶ Modeling Delay
- ▶ Other Verilog Features
- \triangleright Summary

3

Styles

 \triangleright Structural - instantiation of primitives and modules

 11

Introduction

- ¾ RTL/Dataflow continuous assignments
- ¾ Behavioral procedural assignments

Behavioral Modeling

- \triangleright A much easier way to write testbenches
- \triangleright Also good for more abstract models of circuits
	- **Easier to write**
	- **Simulates faster**
- \triangleright More flexible
- \triangleright Provides sequencing
- \triangleright Verilog succeeded in part because it allowed both the model and the testbench to be described together

13

 $\overline{17}$

Introduction

16 **Style Example – Behavioral module fa_bhv** (S, CO, A, B, CI) ; **output** S, CO ; **input** A, B, CI ; **reg** S, CO; // required to "hold" values between events. **always**@(A **or** B **or** CI) //; **begin**
 $S \subseteq A \cap B \cap CL$ S <= A ^ B ^ CI; // procedural assignment CO <= A & B | A & CI | B & CI; // procedural assignment **end endmodule Introduction**

How Verilog Is Used ¾ Virtually every ASIC is designed using either Verilog or VHDL (a similar language) \triangleright Behavioral modeling with some structural elements ¾ "Synthesis subset" Can be translated using Synopsys' Design Compiler or others into a netlist ▶ Design written in Verilog \triangleright Simulated to death to check functionality ¾ Synthesized (netlist generated) \triangleright Static timing analysis to check timing **Introduction**

Outline

\blacktriangleright Introduction

- ▶ Basics of the Verilog Language
- **► Operators**
- ¾ Hierarchy/Modules
- ¾ Procedures and Assignments
- ▶ Timing Controls and Delay
- ¾ Control Statement
- ¾ Logic-Gate Modeling
- ▶ Modeling Delay
- ▶ Other Verilog Features
- \triangleright Summary

20

22

Data Types \triangleright nets are further divided into several net types wire, tri, supply0, ... ¾ registers - stores a logic value - reg \triangleright integer - supports computation \triangleright time - stores time 64-bit unsigned \triangleright real - stores values as real num \triangleright realtime - stores time values as real numbers \triangleright event – an event data type \triangleright Wires and registers can be bits, vectors, and arrays **Basics of the Verilog**

Operators \triangleright Arithmetic (pair of operands, binary word) [binary: +, -, *, $/$, %*]; [unary: +, -] ¾ Bitwise (pair of operands, binary word) $[-, 8, |,^{\wedge}, ^{\wedge}, ^{\wedge}, ^{\wedge}]$

- \triangleright Reduction (single operand, bit) $[&,~\neg \&,~\neg |,~\neg,~\neg,~\neg,~\neg]$
- \triangleright Logical (pair of operands, boolean value) $[!, \&\&$ _; $|$, = =,! =, = = =,! = =]
- ightharpoonup Relational (pair of operands, boolean value) $[<(=-,-)$

37

Operators

- \triangleright Shift (single operand, binary word) [>>,<<]
- ¾ Conditional ? : (three operands, expression)
- ¾ Concatenation and Replications {,} {int{ }}
- * unsupported for variables

Expressions with Operands Containing x or z \triangleright Arithmetic If any bit is x or z, result is all x's. Divide by 0 produces all x's. **Operators**

- \triangleright Relational
	- If any bit is x or z , result is x.
- ¾ Logical
	- \bullet == and != If any bit is x or z, result is x.
	- $=$ $=$ and $!=$ All bits including x and z values must match for equality

Expressions with Operands Containing x or z (cont'd) \triangleright Bitwise • Defined by tables for 0, 1, x, z operands. \triangleright Reduction **Operators**

- **-** Defined by tables as for bitwise operators.
- \triangleright Shifts

45

 $\overline{47}$

- **z** changed to x. Vacated positions zero filled.
- \triangleright Conditional
	- If conditional expression is ambiguous (e.g., x or z), both expressions are evaluated and bitwise combined as follows: $f(1,1) = 1$, $f(0,0) = 0$, otherwise x.

46

Modules

48

Outline

- \blacktriangleright Introduction
- ▶ Basics of the Verilog Language
- ¾ Operators
- ¾ Hierarchy/Modules
- ▶ Procedures and Assignments
- ▶ Timing Controls and Delay
- ▶ Control Statement
- ▶ Logic-Gate Modeling
- ▶ Modeling Delay
- ▶ Other Verilog Features
- \triangleright Summary

Modules \blacktriangleright Basic design units Verilog program build from modules with I/O interfaces \triangleright Modules are: • Declared **·** Instantiated \triangleright Module interface is defined using ports each port must be explicitly declared as one of o input (wire or other net) o output (reg or wire; can be read inside the module) o inout (wire or other net) \triangleright Modules declarations cannot be nested \triangleright Modules may contain instances of other modules \blacktriangleright Modules contain local signals, etc. \triangleright Module configuration is static and all run concurrently

Module Declaration

▶ Basic structure of a Verilog module:

module mymod(output1, output2, … input1, input2); output output1; output [3:0] output2; input input1; input [2:0] input2;

endmodule

…

50 **Module Declaration (cont'd)** ¾ Example: **/* module_keyword module_identifier (list of ports) */ module C24DecoderWithEnable (A, E, D); input [1:0] A; // input_declaration input E:** // **input** declaration **output [3:0] D; // output_declaration assign D = {4{E}} & ((A == 2'b00) ? 4'b0001 : (A == 2'b01) ? 4'b0010 : (A == 2'b10) ? 4'b0100 : (A == 2'b11) ? 4'b1000 : 4'bxxxx) ; // continuous_assign endmodule Modules**

49

Modules

Outline

- \blacktriangleright Introduction
- ¾ Basics of the Verilog Language
- **► Operators**
- \blacktriangleright Hierarchy/Modules
- ¾ Procedures and Assignments
- ▶ Timing Control and Delay
- ▶ Control Statement
- ¾ Logic-Gate Modeling
- ▶ Modeling Delay
- ▶ Other Verilog Features
- \triangleright Summary

Timing Control ¾ Statements within a sequential block are executed in order \triangleright In absence of any delay they will execute at the same simulation time – the current time stamp \triangleright Timing control **-** Delay control **Event control** ▶ Delay control delays an assignment by a specified amount of time \triangleright Event control – delays an assignment until a specified event occur **Timing Control**

68

Module Delay

 \triangleright Example: norf201 – 3-input nor gate from a 1.2um CMOS

module norf201(o, a1, b1); output o;

input a1, b1;

nor(o, a1, b1);

specify // module paths (a1, b1 *> o) = (0.179:0.349:0.883, 0:084:0.169:0.466); endspecify; endmodule;

Outline

\blacktriangleright Introduction

- ¾ Basics of the Verilog Language
- ▶ Operators
- ¾ Hierarchy/Modules
- ¾ Procedures and Assignments
- ▶ Timing Controls and Delay
- ▶ Control Statement
- ¾ Logic-Gate Modeling
- ▶ Modeling Delay
- ¾ Other Verilog Features
- \triangleright Summary

91

Modeling delay

Translating Verilog into Gates \triangleright Parts of the language easy to translate **Structural descriptions with primitives** o Already a netlist **Other Verilog features**

- Continuous assignment o Expressions turn into little datapaths
- \triangleright Behavioral statements the bigger challenge

What Can Be Translated

\triangleright Structural definitions

- **Everything**
- ¾ Behavioral blocks
	- **-** Depends on sensitivity list
	- Only when they have reasonable interpretation as combinational logic, edge, or level-sensitive latches
	- Blocks sensitive to both edges of the clock, changes on unrelated signals, changing sensitivity lists, etc. cannot be synthesized

\triangleright User-defined primitives

 $\frac{1}{109}$

111

- **Primitives defined with truth tables**
- Some sequential UDPs can't be translated (not latches or flip-flops)

 $\frac{1}{110}$

Other Verilog features

What Isn't Translated \triangleright Initial blocks Used to set up initial state or describe finite testbench stimuli Don't have obvious hardware component ¾ Delays • May be in the Verilog source, but are simply ignored \triangleright A variety of other obscure language features **In general, things heavily dependent on discrete-event** simulation semantics Certain "disable" statements • Pure events **Other Verilog features**

112 **Register Inference** \triangleright The main trick **·** reg does not always equal latch ¾ Rule: Combinational if outputs always depend exclusively on sensitivity list ¾ Sequential if outputs may also depend on previous values **Other Verilog features**

Simulation-synthesis Mismatches ¾ Many possible sources of conflict ¾ Synthesis ignores delays (e.g., #10), but simulation behavior can be affected by them \triangleright Simulator models X explicitly, synthesis doesn't ¾ Behaviors resulting from shared-variable-like behavior of regs is not synthesized always $@$ (posedge clk) $a = 1$; • New value of a may be seen by other @(posedge clk) statements in simulation, never in synthesis **Other Verilog features**

Outline

-
- ¾ Introduction
- ¾ Basics of the Verilog Language
- ▶ Operators
- ¾ Hierarchy/Modules
- ¾ Procedures and Assignments
- ▶ Timing Controls and Delay
- ¾ Control Statement
- ¾ Logic-Gate Modeling
- ¾ Modeling Delay
- ▶ Other Verilog Features
- \triangleright Summary

117

Summary

119

Summary of Verilog

- ¾ Systems described hierarchically
	- **Modules with interfaces**
	- Modules contain instances of primitives, other modules
	- **Modules contain initial and always blocks**
- ¾ Based on discrete-event simulation semantics
	- **Concurrent processes with sensitivity lists**
	- **-** Scheduler runs parts of these processes in response to changes

120 **Modeling Tools** \triangleright Switch-level primitives CMOS transistors as switches that move around charge \triangleright Gate-level primitives **Boolean logic gates** \triangleright User-defined primitives Gates and sequential elements defined with truth tables \triangleright Continuous assignment Modeling combinational logic with expressions \triangleright Initial and always blocks **Procedural modeling of behavior Summary**

Language Features

- \triangleright Nets (wires) for modeling interconnection
	- Non state-holding
	- Values set continuously
- \triangleright Regs for behavioral modeling
	- **Behave exactly like memory for imperative modeling**
	- Do not always correspond to memory elements in synthesized netlist

\triangleright Blocking vs. nonblocking assignment

- **Blocking behaves like normal "C-like" assignment**
- Nonblocking updates later for modeling synchronous behavior

Language Uses

\triangleright Event-driven simulation

- Event queue containing things to do at particular simulated times
- **Evaluate and update events**
- Compiled-code event-driven simulation for speed

\blacktriangleright Logic synthesis

 121

Summary

123

Summary

Translating Verilog (structural and behavioral) into netlists

 $\frac{1}{122}$

Summary

124

Summary

- **-** Register inference: whether output is always updated
- **-** Logic optimization for cleaning up the result

Little-used Language Features

\triangleright Switch-level modeling

- Much slower than gate or behavioral-level models
- **Insufficient detail for modeling most electrical problems**
- Delicate electrical problems simulated with a SPICE-like differential equation simulator

¾ Delays

- **Simulating circuits with delays does not improve confidence** enough
- Hard to get timing models accurate enough
- Never sure you've simulated the worst case
- **Static timing analysis has taken its place**

Compared to VHDL

- ¾ Verilog and VHDL are comparable languages
- ¾ VHDL has a slightly wider scope
	- **System-level modeling**
	- **Exposes even more discrete-event machinery**
- ¾ VHDL is better-behaved
	- **Fewer sources of nondeterminism** (e.g., no shared variables ???)
- \triangleright VHDL is harder to simulate quickly
- ¾ VHDL has fewer built-in facilities for hardware modeling
- ¾ VHDL is a much more verbose language
	- **Most examples don't fit on slides**