





СРЕ 631 Ó АМ	Са	che Organization?	
	•	Assume total cache size not changed	
	•	What happens if:	
	1)	Change Block Size	
	2)	Change Cache Size	
	3)	Change Cache Internal Organization	
	4)	Change Associativity	
	5)	Change Compiler	
	Ν.	Which of 3Cs is obviously affected?	
	02/	02/2004 UAH-CPE631	11







Ó AM	-	16 by Miss	ory sys tes ev rate vs	ery 2 ( s. bloc	akes 40 clock cy k size (: Hit Time	vcles see tab	ole); hit	time is	1 cc		n deliv	/e rs
		C	ache Si	ze					C	ache Siz	e	
BS	1K	4K	16K	64K	256K	BS	MP	1K	4K	16K	64K	256K
5	15.05	8.57	3.94	2.04	1.09	16	42	7.32	4.60	2.66	1.86	1.46
32	13.34	7.24	2.87	1.35	0.70	32	44	6.87	4.19	2.26	1.59	1.31
64	13.76	7.00	2.64	1.06	0.51	64	48	7.61	4.36	2.27	1.51	1.25
128	16.64	7.78	2.77	1.02	0.49	128	56	10.32	5.36	2.55	1.57	1.27
256	22.01	9.51	3.29	1.15	0.49	256	72	16.85	7.85	3.37	1.83	1.35
F	late low high	ncy ar lateno n laten	nd bar cy and	dwidtl band	n both n of low width === lwidth =	> decre	ase blo	ock size				
	02/02/2		icy and	a band	iwidth =	UAH-C		JCK SIZE	3			13











CPE 631 Ó AM		Miss Rat her Asso				ique:	
		xample CCT <sub>2-way</sub> = 1 CCT <sub>4-way</sub> = 1 Hit time = 1 of Find AMAT u	.12 * CCT <sub>1-</sub> cc, Miss pe	<sub>way</sub> , CCT <sub>8-w</sub> nalty = 50 c	c		1
		CSize [KB]					
			1-way	2-way	4-way	8-way	1
		1	7.65	6.60	6.22	5.44	1
		2	5.90	4.90	4.62	4.09	1
		4	4.60	3.95	3.57	3.19	
		8	3.30	3.00	2.87	2.59	1
		16	2.45	2.20	2.12	2.04	1
		32	2.00	1.80	1.77	1.79	1
		64	1.70	1.60	1.57	1.59	
		128	1.50	1.45	1.42	1.44	i i
	02/02	2/2004		UAH-CPE6	31		17

















CPE 631	Blocking		
Ó AM	rows and so Storing the order) or col order) does are used in (Loop Interco Solution: ins and column operate on s maximize ac	multiple arrays, som me by columns arrays row by row ( <i>r</i> lumn by column ( <i>col</i> not help: both rows every iteration of the change cannot help) stead of operating or s of an array, blocke submatrices or block ccesses to the data l e the data is replace	ow major Jumn major and columns be loop n entire rows ed algorithms is => loaded into the
	02/02/2004	UAH-CPE631	24




CPE 631 Ó AM	Merging Arr	ays	
	<ul><li>arrays in the indices at these accertained other, leading</li><li>Solution: control into a single</li></ul>	some programs reference n he same dimension with the s he same time => sses can interfere with each ng to conflict misses ombine these independent n e compound array, so that a k can contain the desired ele	same natrices single
	02/02/2004	UAH-CPE631	27


631 Blocking Example (cont'd)	
/* After */	
for $(jj = 0; jj < N; jj = jj+B)$	
for $(kk = 0; kk < N; kk = kk+B)$	
for $(i = 0; i < N; i = i+1)$	
for (j = jj; j < min(jj+B-1,N); j = j+1)	
${r = 0;}$	
for $(k = kk; k < min(kk+B-1,N); k = k+1)$ {	
r = r + y[i][k] * z[k][j];	
x[i][j] = x[i][j] + r;	
};	
B called Blocking Factor	
Capacity Misses from 2N <sup>3</sup> + N <sup>2</sup> to N <sup>3</sup> /B+2N <sup>2</sup>	
Conflict Misses Too?	
02/02/2004 UAH-CPE631	26











CPE Loop Fusion Example	
<pre>63 64 64 64 65 64 65 65 65 65 65 65 65 65 65 65 65 65 65</pre>	
<pre>d[i][j] = a[i][j] + c[i][j];}</pre>	
2 misses per access to a & c vs. one miss per access; improve temporal locality	
02/02/2004 UAH-CPE631	30


















































51







CPE 631 Ó AM	2 <sup>nd</sup> Hit Time Reduction Technique: Avoiding Address Translation (cont'd)
	<ul> <li>Send virtual address to cache? Called Virtually Addressed Cache or just Virtual Cache vs. Physical Cache</li> <li>Every time process is switched logically must flush the cache; otherwise get false hits</li> <li>Cost is time to flush + "compulsory" misses from empty cache</li> <li>Dealing with aliases (sometimes called synonyms); Two different virtual addresses map to same physical address =&gt; multiple copies of the same data in a a virtual cache</li> <li>I/O trycically uses physical addresses; if I/O must interact with cache,</li> </ul>
	mapping to virtual addresses is needed Solution to aliases – HW solutions guarantee every cache block a unique physical
	address <ul> <li>Solution to cache flush</li> <li>Add process identifier tag that identifies process as well as address within process: can't get a hit if wrong process</li> </ul>
	02/02/2004 UAH-CPE631 53

		1	1	1
echnique	MR	MP	нт	Complexity
arger Block Size	+	- I	<u> </u>	0
ligher Associativity	+		<u> </u>	1
Actim Caches	+		<u> </u>	2
seudo-Associative Caches	+			2
W Prefetching of Instr/Data	+	+		2
Compiler Controlled Prefetching	+	+		3
mpiler Reduce Misses				0
Tiority to Read Misses		+		1
arly Restart & Critical Word 1st		+		2
on-Blocking Caches		+		3
Second Level Caches		+		2
Better memory system		+		3
mall & Simple Caches			+	0

## •Aleksandar Milenkovich