





















UAH	Chapter 5		<b>CPE/EE 422/52</b>		
5.2 Derivation of SM Charts - VHDL for Binary Multiplier					
entity Mult is port(CLK,St,K,M: in Load,Sh,Ad, end mult;	n bit; Done: out bit);				
architecture SMbehave signal State, Nextst begin	of Mult is cate: integer range 0 t	to 3;			
process(St, K, M, St change	ate)	start	if state or inputs		
begin Load <= '0'; Sh <= case State is	= '0'; Ad <= '0';				
when 0 => if St Loa Nex	= '1' then ad <= '1'; xtstate <= 1;	St	(state 0)		
else end i	<pre>Nextstate &lt;= 0; f;</pre>	St'			
			Page 12		















UAH	Chapter 5	<b>CPE/EE 422/522</b>			
Electronic Dice Game Behavioral VHDL Model					
entity DiceGame is port (Rb, Reset, C Sum: in inte Roll, Win, I end DiceGame;	CLK: in bit; gger range 2 to 12; Lose: out bit);				
architecture DiceBeha signal State, Next signal Point: inte signal Sp: bit; begin	ave of DiceGame is state: integer range 0 to 5; eger range 2 to 12;				
process(Rb, Reset begin Sp <= '0'; Roll case State is when 0 => if	, Sum, State) L <= '0'; Win <= '0'; Lose <= Rb = '1' then Nextstate <= 1	- '0'; ; end if;			
when 1 => if Rb = '1 elsif Sur elsif Sur else Sp o end if;	<pre>' then Roll &lt;= '1'; n = 7 or Sum = 11 then Nextst n = 2 or Sum = 3 or Sum =12 t &lt;= '1'; Nextstate &lt;= 4;</pre>	ate <= 2; Chen Nextstate <= 3;			
when 2 => Win if Reset =	n <= '1'; '1' then Nextstate <= 0; end	l if; Page 20 of 2			







UAH	Chapter 5	<b>CPE/EE 422/522</b>		
Dice Game Test Module VHDL				
<pre>when 1 =&gt; Rb when 2 =&gt; Thu Trig1 &lt;= if (Win Reset end if; when 3 =&gt; nu end case; process(CLK) begin if CLK = '1' then Tstate &lt;= Then end if; end process; end dicetest;</pre>	<= '0'; Tnext <= 2; ext <= 0; not Trigl; toggle Trig: or Lose) = '1' then c <= '1'; ll; Stop state	1		
		Page 24 of		

