

The University of Alabama in Huntsville
ECE Department
EE 202 – 02
Fall 2010
Sample Test 3 Solution

J	K	Q(t+1)
0	0	Q(t)
0	1	0
1	0	1
1	1	Q'(t)


D	Q(t+1)
0	0
1	1

T	Q(t+1)
0	Q(t)
1	Q'(t)

1. (1 point) Storage elements that operate with signal levels (rather than signal transitions) are referred to as _latches_.
2. (1 point) A _characteristic table_ defines the logical properties of a flip-flop by describing its operation in tabular form.
3. (1 point) Some flip-flops have _asynchronous_ inputs that are used to force the flip-flop to a particular state independent of the clock.
4. (1 point) The time sequence of inputs, outputs, and flip-flop states can be enumerated in a _state table_.
5. (1 point) In Verilog, behavior declared by the keyword **initial** is called _single-pass_ behavior.
6. (20 points) An .LM flip-flop has four operations, set to 1, no change, complement, and clear to 0, when inputs are P and N are 00, 01, 10, and 11, respectively.
 - (a) Tabulate the characteristic table.
 - (b) Derive the characteristic equation.
 - (c) Tabulate the excitation table.

(a)

L	M	Q(t)	Q(t+1)
0	0	0	1
0	0	1	1
0	1	0	0
0	1	1	1
1	0	0	1
1	0	1	0
1	1	0	0
1	1	1	0



$$Q(t+1) = L'Q(t) + M'Q'(t)$$

(c)

Q(t)	Q(t+1)	L	M
0	0	d	1
0	1	d	0
1	0	1	d
1	1	0	d

7. (15 points) Reduce the number of states in the following state table, and tabulate the reduced state table:

Present State	Next State		Present Output (Z)
	x = 0	x = 1	
a	b	a	0
b	c	a	0
c	d	g	0
d	a	e	0
e	f	a	0
f	a	a	1
g	h	a	0
h	i	a	0
i	a	a	1


f = i

Present State	Next State		Present Output (Z)
	x = 0	x = 1	
a	b	a	0
b	c	a	0
c	d	g	0
d	a	e	0
e	f	a	0
f	a	a	1
g	h	a	0
h	f	a	0

e = h

Present State	Next State		Present Output (Z)
	x = 0	x = 1	
a	b	a	0
b	c	a	0
c	d	g	0
d	a	e	0
e	f	a	0
f	a	a	1
g	e	a	0

8. (15 points) Starting from state 00 in the state diagram shown, determine the state transitions and output sequence that will be generated when an input sequence of 101100011101001111010101 is applied



Current State	Input	Next State	Output
00	1	01	0
01	0	00	1
00	1	01	0
01	1	11	0
11	0	00	1
00	0	00	0
00	0	00	0
00	1	01	0
01	1	11	0
11	1	10	0
10	0	00	1
00	1	01	0
01	0	00	1
00	0	00	0
00	1	01	0
01	1	11	0
11	1	10	0
10	1	10	0
10	0	00	1
00	1	01	0
01	0	00	1
00	1	01	0
01	0	00	1
00	1	01	0

9. (25 points) Design a 3-bit counter which counts in the sequence 001, 011, 010, 110, 101, 100, 001 using clocked D flip-flops. What will happen if the counter is started in state 000?

Current State			Next State		
0	0	1	0	1	1
0	1	1	0	1	0
0	1	0	1	1	0
1	1	0	1	0	1
1	0	1	1	0	0
1	0	0	0	0	1

D_A		B	
d	0	0	1
A	0	1	d

$$D_A = BC' + AC$$

D_B		B	
d	1	1	1
A	0	0	d


$$D_B = A'$$

D_C		B	
d	1	0	0
A	1	0	d

$$D_C = AC' + A'B'$$

For 000, $D_A = 0$, $D_B = 1$, $D_C = 1$, so the next state will be 011 and the counter has self-corrected.

10. (20 points) Design a sequential circuit that behaves in the following way. When a sequence of 0's and 1's is applied to the X input, the output of the network is $Z = 1$ if the total number of 1 inputs received is odd. Otherwise the output is $Z = 0$. (0 is an even number). Use JK flip-flops. You do not have to draw the circuit diagram.



Current State	Next State		Output, z	
	x = 0	x = 1	x = 0	x = 1
S0, Even number of 1s	S0	S1	0	1
S1, Odd number of 1s	S1	S0	1	0

Current State, Q(t)	Next State, Q(t+1)		Output, z		x = 0		x = 1	
	x = 0	x = 1	x = 0	x = 1	J	K	J	K
0	0	1	0	1	0	d	1	d
1	1	0	1	0	d	0	d	1

J		x
0	1	
Q	d	d

K		x
d	d	
Q	0	1

z		x
0	1	
Q	1	0

$$J = \mathbf{x}, K = \mathbf{x}, z = x \oplus Q$$