CPE/EE 421 Microcomputers: Motorola 68000: Architecture & Assembly Programming

Instructor: Dr Aleksandar Milenkovic Lecture Notes





2











Outline

- Programmer's Model
- Assembly Language Directives

CPE/EE 421/521 Microcomputers

0

- Addressing Modes
- Instruction Set













| - | Th | e DC D | irec | tive | | | | | | | | |
|-------|------|----------------|------------------------------------------------------|----------------------------------------------|----------------------------|------------------|--|--|--|--|--|--|
| | ORG | \$001000 | 1000 Start of data region | | | | | | | | | |
| First | DC.B | 10,66 | The values 10 and 66 are stored in consecutive bytes | | | | | | | | | |
| | DC.L | \$0A1234 | The value | The value \$000A1234 is stored as a longword | | | | | | | | |
| Date | DC.B | 'April 8 1985' | The AS | CII chara | cters as stored as a seque | ence of 12 bytes | | | | | | |
| | DC.L | 1,2 | Two lon | gwords | are set up with the values | 1 and 2 | | | | | | |
| 1 | | address | Mem. contents | | | | | | | | | |
| | | 001000 | 0A | 42 | DC.B 10,66 | | | | | | | |
| | | 001002 | 00 | 0A | | | | | | | | |
| | | 001004 | 12 34 DC.L \$0A1234 | | | | | | | | | |
| | | 001006 | 41 70 | | | | | | | | | |
| | | 001008 | 72 69 | | | | | | | | | |
| | | 00100A | 6C 20 DC B (April 8 1985) | | | | | | | | | |
| | | 00100C | 38 20 DC.B April 8 1985 | | | | | | | | | |
| | | 00100E | 31 | 39 | | | | | | | | |
| | | 001010 | 38 | 35 |) | | | | | | | |
| | | 001012 | 00 | 00 |) | | | | | | | |
| | | 001014 | 00 01 00112 | | | | | | | | | |
| | | 001016 | 00 | 00 | 2012 1,2 | | | | | | | |
| | | 001018 | 00 | 02 |) | | | | | | | |
| | | 00101A | | | | 16 | | | | | | |





| | ORG – The Origin Assembler Directive Defines the value of the <i>location counter</i> ORG <operand> Absolute value of the origin</operand> | | | | | | | |
|---------------------------------------------|----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|-------------------------------------------------------------------------|----------------------------------------------------------------------------------|-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|----|--|--|
| T. P V IN S S A R P | ABLE OINTER1 OINTER2 ECTOR_1 IIT ETUP1 ETUP2 CIAC DRF IA | ORG DS.W DS.L DS.L DS.L DC.W EQU EQU EQU EQU | \$001000 256 1 1 0,\$FFF \$03 \$55 \$008000 0 ACIAC+4 | Origin for data Save 256 words fo Save one longwo Save one longwo Store two constate Equate "SETUP2" Equate "SETUP2" Equate "ACIAC" t RDRF = Receiver Equate "PIA" to th | or "TABLE" rd for "POINTER1" rd for "POINTER2" rd for "VECTOR_1" nts (\$0000, \$FFFF) ' to the value 3 to the value \$55 to the value \$55 to the value \$55 to the value \$5000 Data Register Full he value \$8004 | | | |
| | | | CPE/E | E 421/521 Microcor | mputers | 19 | | |

| | ORG | \$001000 | Origin for | data | Address Memory contents | |
|----------|---------------|------------------------|------------|--------------------------------------------|-------------------------|--------------|
| TABLE | DS.W | 256 | Save 256 | words for "TABLE" | | |
| POINTER1 | DS.L | 1 | Save one | longword for "POINTER1" | 001000 | II |
| POINTER2 | DS.L | 1 | Save one | longword for "POINTER2" | | TABLE |
| VECTOR 1 | DS.L | 1 | Save one | longword for "VECTOR 1" | 0011FF 001200 | ŧ |
| INIT | DC.W | 0.\$FFFF | Store two | constants (\$0000, \$FFFF) | 001201 | POINTER1 |
| SETUP1 | EQU | \$03 | Equate "S | ETUP1" to the value 3 | 001202 | |
| SETUP2 | EQU | \$55 | Equate "S | ETUP2" to the value \$55 | 001204 | lt |
| ACIAC | EQU | \$008000 | Equate "A | CIAC" to the value \$8000 | 001205 | POINTER2 |
| RDRF | EQU | 0 | RDRF = R | eceiver Data Register Full | 001207 | l. |
| PIA | EQU | ACIAC+4 | Equate "P | IA" to the value \$8004 | 001208 | I |
| | | | • | | 00120A | VECTOR_1 |
| | ORG | \$018000 | | Origin for program | 00120B | : |
| ENTRY | LEA | ACIAC,AC | 0A0 | points to the ACIA | 00 | INT |
| | MOVE.E | 3 #SETUP2 | ,(A0) | Write initialization constant into ACIA | 17 17 | |
| GET_DATA | BTST.B | #RDRF,(/ | A0) | Any data received? | \sim | 1 |
| | BNE | GET_DAT | A | Repeat until data ready | 018000 41 | LEA ACIAC.AC |
| | MOVE.E END | 3 2(A0),D0 \$001000 | | Read data from ACIA | | j |

| 1 | 00001000 | | | ORG | \$001000 |
|----|----------|---------------------------------------|-----------|--------|--------------|
| 2 | 00001000 | 00000200 | TABLE: | DS.W | 256 |
| 3 | 00001200 | 00000004 | POINTER1: | DS.L | 1 |
| 4 | 00001204 | 00000004 | POINTER2: | DS.L | 1 |
| 5 | 00001208 | 00000004 | VECTOR_1: | DS.L | 1 |
| 6 | 0000120C | 0000FFFF | INIT: | DC.W | 0,SFFFF |
| 7 | | 0000003 | SETUP1: | EQU | \$03 |
| 8 | | 00000055 | SETUP2: | EQU | \$55 |
| 9 | | 0008000 | ACIAC: | EQU | \$008000 |
| 10 | | 00000000 | RDRF: | EQU | 0 |
| 11 | | 00008004 | PIA: | EQU | ACIAC+4 |
| 12 | | | * | | |
| 13 | 00018000 | · · · · · · · · · · · · · · · · · · · | | ORG | \$018000 |
| 14 | 00018000 | 41F900008000 | ENTRY: | LEA | ACIAC, AO |
| 15 | 00018006 | 10BC0055 | | MOVE.B | #SETUP2, (AO |
| 16 | | | | | |
| 17 | 0001800A | 08100000 | GET_DATA: | BTST.B | #RDRF, (AO) |
| 18 | 0001800E | 66FA | | BNE | GET_DATA |
| 19 | 00018010 | 10280002 | | MOVE.B | 2 (AO), DO |





| Register | Transfer Language (RTL) | |
|-----------------|---------------------------------------------------|----|
| SYMPOL | Meaning | |
| M | Location (i.e., address) M in the main store | |
| 7 | Address register $\frac{1}{2}$ (i = 0 to 7) | |
| Di | Data register $i (i = 0 \text{ to } 7)$ | |
| Vi Vi | General register : | |
| [M] | The contents of memory location M | |
| [M] | The contents of register v | |
| | Rite 0 to 7 inclusive of register Di | |
| [D1(0:7)] | Enclose a parameter required by an expression | |
| <> | The effective address of an energy d | |
| ea | The enective address of an operand | |
| [M(ea)] | The contents of a memory location specified by ea | |
| d8 | An 8-bit signed offset (-128 to 127) | |
| d16 | A 16-bit signed offset (-32K to 32K -1) | |
| d32 | A 32-bit signed offset (-2G to 2G- 1) | |
| ADD <source/> , | <pre><destination></destination></pre> | |
| [destin | ation] ← [source] + [destination] | |
| - | | |
| MOVE <source/> | <pre>,<destination></destination></pre> | |
| [destin | ation] | |
| | CPE/EE 421/521 Microcomputers | 25 |

































| - | Summary of Fundamental Addressing Modes | | | | | | | | | | |
|---|-----------------------------------------------------------------------------------------------------------------------------------------------------------------|---------------------|------------------|-------------------------------------------------------------------------------|----|--|--|--|--|--|--|
| | Consider the high-level language example: Z = Y + 4 | | | | | | | | | | |
| • | The following fragment of code implements this construct ORG \$400 Start of code MOVE.B Y.DO ADD #4.DO MOVE.B DO.Z | | | | | | | | | | |
| | Y Z | ORG DC.B DS.B | \$600 27 1 | Start of data area Store the constant 27 in memory Reserve a byte for Z | , | | | | | | |
| | | | CPE/E | EE 421/521 Microcomputers | 43 | | | | | | |





Summary

- Register direct addressing is used for variables that can be held in registers
- Literal (immediate) addressing is used for constants that do not change
- Direct (absolute) addressing is used for variables that reside in memory
- The only difference between register direct addressing and direct addressing is that the former uses registers to store operands and the latter uses memory CEETEE 421/521 Microcomputers











































| Data Movement Operations |
|---------------------------------------------------------------------------------------------------------------------------------|
| Copy information from source to destination Comprises 70% of the average program |
| MOVE/MOVEA MOVE to CCR MOVE <ea>,CCR - word instruction</ea> MOVE to/from SR |
| MOVE <ea>,SR - in supervisor mode only; MOVE #\$2700,SR - sets the 68K in supervisor mode</ea> |
| MOVE USP - to/from User Stack Pointer MOVE.L USP,A3 - transfer the USP to A3 |
| MOVEQ - Move Quick(8b #value to 32b reg) |
| MOVEM - to/from multiple registers (W/L) e.g., MOVEM.L D0-D5/A0-A5, -(A7) MOVEM.L (A7)+,D0-D5/A0-A5 |
| MOVEP – Move Brezei pointesa autorocomputers 66 |





| L A | hn Ex | amp | le | | | | |
|------------------|-----------------------|--------|------------|--------|------------|--------|----------|
| 58000 Re | 01234567 | | 89ABCDEF | D2 | 0001002D | D3 | ABCD7FFF |
| 14 | 33449127 | D5 | AAAAAAA | D6 | ABCD0003 | D7 | 5555555 |
| 10 | 00007020 | A1 | 00007000 | A2 | 00007010 | A3 | 00007030 |
| A4 Status reg | 00010020 ister2700 | A5 | 00FF789A | A6 | 00010000 | A7 | 00010010 |
| Main me | mory | | | | | | |
| 007000 | | 007030 | | 010000 | - | 010030 | 202 |
| 007001 | F2 | 007021 | AD | 010001 | 82 | 010021 | 25 |
| 007002 | 32 | 007022 | 22 | 010002 | 00 | 010022 | 15 |
| 007003 | 77 | 007023 | 92 | 010003 | 15 | 010023 | 17 |
| 007004 | 89 | 007024 | 79 | 010004 | 76 | 010024 | 29 |
| 007005 | 90 | 007025 | 33 | 010005 | 19 | 010025 | 39 |
| 007006 | 1A | 007026 | 97 | 010006 | 92 | 010026 | 49 |
| 007007 | AE | 007027 | 14 | 010007 | 26 | 010027 | 2D |
| 007008 | EE | 007028 | 79 | 010008 | 17 | 010028 | 82 |
| 007009 | 11 | 007029 | z 7 | 010009 | 14 | 010029 | 62 |
| 00700A | F2 | 00702A | 00 | 01000A | E 7 | 01002A | 81 |
| 007008 | A4 | 00702m | 0A | 01000m | E 8 | 01002m | 21 |
| 00700C | AE | 00702C | 88 | 01000C | 19 | 010020 | 45 |
| 007000 | 80 | 007020 | 10 | 010000 | 92 | 010020 | 18 |
| 007002 | AA #4 | 007028 | 20 | 010002 | 19 | 010028 | 31 |
| 007000 | 28 | 007020 | 22 | 010000 | 46 | 010020 | 2.5 |
| 007011 | 80 | 007031 | 12 | 010011 | 99 | 010030 | 22 |
| 007012 | 20 | 007032 | 46 | 010012 | 15 | 010032 | 78 |
| 007013 | C4 | 007033 | 92 | 010013 | 43 | 010033 | AE |
| 007014 | =2 | 007034 | FC | 010014 | 25 | 010034 | EA |
| 007015 | 12 | 007035 | 77 | 010015 | 76 | 010035 | 34 |
| 007016 | 3.9 | 007036 | 77 | 010016 | 89 | 010036 | 25 |
| 007017 | 90 | 007037 | 60 | 010017 | 17 | 010037 | 17 |
| 007018 | 00 | 007038 | 21 | 010018 | 81 | 010038 | 15 |
| 007019 | 89 | 007039 | 42 | 010019 | 17 | 010039 | 14 |
| 00701A | 14 | 00703A | 55 | 01001A | 41 | 01003A | 17 |
| 007018 | 01 | 007038 | EA | 010018 | 72 | 010038 | 19 |
| 007010 | 3D | 00703C | 61 | 01001C | 33 | 01003C | 8A. |
| 007010 | 20 | 007030 | 61 | 01001D | 23 | 01003D | 101F |
| 007018 | 0.0 | 007038 | | 01001# | | 010038 | ** |
| 007019 | 34 | 007039 | AA | 010019 | CD . | 010039 | 45 |









Only 3 instructions support BCD

ABCD -(Ai),-(Aj) ABCD Di, Dj or Add BCD with extend – adds two packed BCD digits together with X bit from the CCR

 SBCD – similar [destination]←[destination]-[source]-[X]

- NBCD <ea> subtracts the specified operand from zero together with X bit and forms the 10's complement of the operand if X =0, or 9's complement if X =1
- Involve X because they are intended to be used in operations on a string of BCD digits

CPE/EE 421/521 Microcomputers

77



 Logical operations affect the CCR in the same way as MOVE instructions 78

CPE/EE 421/521 Microcomputers









| | Initial Value | After First Shift | CCR | After Second Shift | CCR |
|-----|---------------|----------------------|-------|-----------------------|-------|
| ASL | 11101011 | 11010110 | 11001 | 10101100 | 1100 |
| ASL | 01111110 | 11111100 | 01010 | 11111000 | 1101 |
| ASR | 11101011 | 11110101 | 11001 | 11111010 | 11001 |
| ASR | 01111110 | 00111111 | 00000 | 00011111 | 10001 |
| LSL | 11101011 | 11010110 | 11001 | 10101100 | 11001 |
| LSL | 01111110 | 11111100 | 01000 | 11111000 | 11001 |
| LSR | 11101011 | 01110101 | 10001 | 00111010 | 10001 |
| LSR | 01111110 | 00111111 | 00000 | 00011111 | 10001 |
| ROL | 11101011 | 11010111 | ?1001 | 10101111 | ?1001 |
| ROL | 01111110 | 11111100 | ?1000 | 11111001 | ?1001 |
| ROR | 11101011 | 11110101 | ?1001 | 11111010 | ?1001 |
| ROR | 01111110 | 00111111 | ?0000 | 10011111 | ?1001 |





- BSET Bit Test and Set (specified bit set)
- BCLR Bit Test and Clear (specified bit cleared)
- BCHG Bit Test and Change (specified bit toggled)
 CPE/EE 421/521 Microcomputers

85















| Subro | outines, c | ont'd | | | | |
|-----------------|----------------------|----------------|------------|--------|--------|--------|
| BRANCH | TO SUBROUT | ΓINE | | | | |
| 000FFA | 41F9000040 | 000 | | | LEA | TABLE, |
| AO | | | | | | |
| 001000 | 61000206 | NextC | hr | BSR | GetCh | ar |
| D0.(2 | 1000 | | | MOVE.1 | 3 | |
| 001006 | 0C00000D | | | CMP.B | #\$0D, | D0 |
| 00100A | 66F4 | | | BNE | NextC | hr |
| 001102 | 61000104 | | | BSR | GetCh | r |
| 001106 | 0C000051 | | | CMP.B | #'Q', | D0 |
| 00110A | 67000EF4 | | | BEQ | QUIT | |
| 001208 | 1239000080 | 0000 | GetCh | r | | MOVE.B |
| ACIAC | 2,D0 | | | | | |
| BSR d8 | d8-? (or d16 | to specify | d8 use R | SR S) | | |
| DOR US | uo=: (or uro, | to speeny | uo use Di | 514.5) | | |
| d8 = \$00001208 | - (\$00001000 + 2) = | \$0000206 | | | | |
| | current PC value | - 401/E01 Mior | ocomputoro | | | 02 |
| | CPE/EE | = 421/521 MICF | ocomputers | | | 93 |















